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CHAPTER 1. INTRODUCTION 
VLSI technology has been steadily pushing microprocessor performance higher 
and higher. This latest generation of semiconductor technology has also produced 
denser and faster memory chips. These advances in circuit and packaging technology 
have made it possible to design high performance systems. These technologies are, 
however, subject to physical limits constraining ultimate speed. To increase the pro­
cessing power further, multiple processors have been put together. Multiprocessors 
improve not only the throughput, but also the reliability, flexibility and availability 
of the system. 
Processors in such a system may spend a considerable amount of time just com­
municating among themselves unless an efficient network connects them. The inter­
connections designed for use in multiprocessor systems range from crossbar switches 
to multistage interconnection networks (MINs), to the common bus. The design in­
volves a trade-off between cost, performance, and control complexity. This common 
network may become a focus of contention and therefore needs an effective control 
acquisition process to distribute its use among all the contending processors. 
The other major design issues involving multiprocessor systems are cache co­
herency and synchronization. Most solutions to these problems need some form of 
hardware support to make them efficient. Chapter 2 reviews the current literature 
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dealing with multiprocessor architectures and identifies the problems addressed in 
this dissertation. These problems are listed separately for clarity in chapter 3. 
The work in this dissertation, conducted at Iowa State University, is being funded 
by Control Data Corporation, Minneapolis, MN. The project began as a result of 
CDC's need to upgrade their AN/AYK-14 airborne computer system and is an at­
tempt to provide efficient support at the interconnection network level for a high 
performance shared-memory multiprocessor system. The ActiveBus, a multiple bus, 
active backplane architecture, is a partial result of this project. Chapter 4 presents 
an overview of the ActiveBus architecture. 
It is necessary that the logical layer protocols minimize the overhead in order 
to maximize the bus utilization. A complete specification of the bus protocol is 
presented in subsequent chapters. Chapter 5 presents the signalling environment and 
lists the signal lines utilized by the protocol. The rest of the protocol includes the 
control acquisition process (chapter 6), the data transfer protocol (chapter 7), cache 
coherency support (chapter 8), and message passing and synchronization primitives. 
In addition to the protocol overhead, the other dominant factor influencing the design 
of the specification is the pinefficiency. The multiple bus structure requires that the 
number of signal lines per bus be kept low, so as to keep the pin-count of the complete 
interconnect manageable. 
To reduce the overhead, most existing bus systems overlap the arbitration process 
with the data transmission by providing additional lines. To keep the pin efficiency 
high, the ActiveBus architecture utilizes the same signal lines for both the arbitration 
and the data transfer protocol. Without the additional lines for arbitration, Active-
Bus serializes the process of arbitration and data transfer. As a result, the arbitration 
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process is competing with the data transfer process for the use of bus lines. Since 
the arbitration process is not doing any useful work, bus bandwidth consumed by it 
represents wasted bandwidth. Therefore, as an original contribution in this disserta­
tion work, a new hybrid protocol is proposed which combines the collision detection 
and priority arbitration. This minimizes bus access latency thereby, reducing the 
bandwidth lost to arbitration process without requiring additional signal lines. 
This hybrid algorithm is termed Previous Priority First. Collision detection 
provides a quick access in an unsaturated system while priority arbitration guaran­
tees the deterministic election of the master in a saturated system. The previous 
priority algorithm also incorporates fairness minimizing the possibility of starvation. 
As part of the work, various algorithms were considered. Their simulation results 
are presented in Chapter 9. The loss of bandwidth did not vary much for different 
algorithms because of the short signal settling time of the active backplane. How­
ever, the previous priority algorithm resulted in a shorter access time delay at a low 
complexity and cost. As such, it represents a significant step in bus architecture. 
Finally, Chapter 10 includes a summary of the project along with future direc­
tions for this research. 
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CHAPTER 2. REVIEW 
Multiprocessing is a simple, cost effective way to increase the performance of 
the computer systems. The speedup is achieved by exploiting the significant soft­
ware parallelism inherent in many scientific and engineering applications. The use 
of low-cost microprocessors interconnected with shared memory modules make such 
a system a economical and a popular one. These systems can be divided into two 
categories, multiprocessors or multicomputers, depending on the level at which in­
teractions between the processors occur [9]. 
In a multiprocessor system data is stored in a shared memory which can be 
accessed by all processors through an interconnection network. Processors commu­
nicate through this shared memory. The shared memory can be distributed among 
processors or can be located on global, common memory modules. Accordingly, mul­
tiprocessors are referred to as nonuniform memory access architectures because the 
access time to shared local memory is very different from the access time of global 
memory. 
A multicomputer system, on the other, hand is more loosely coupled. As shown 
in Figure 2.1 each processor has its own local memory. A processor can not directly 
access another processor's local memory. Sharing between the processors occurs at a 
higher level, through a complete file or data set using message passing mechanism. 
0 
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Figure 2.1: Multiple processor architecture 
This research focuses on a shared-memory multiprocessor system with a common 
global address space. 
Multiprocessor Systems 
Designing a multiprocessor system correctly and efficiently is a complex problem. 
Various issues such as maintaining data coherence, synchronizing processes, ordering 
events, scheduling, and partitioning decide the performance of the multiprocessor 
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system [15, 21, 28, 52]. This research addresses the data coherence and synchroniza­
tion issues. The underlying interconnection also influences the design of this system 
and therefore is discussed in detail. 
Coherency in multiprocessors 
The problems of shared memory organization are access latency, memory con­
tention, and communication contention [22]. The access latency is the delay between 
the issuance of memory request and its completion. Nonuniform access latency makes 
it difficult to program such machines. In case of memory contention, where several 
requests are trying to access the same memory module, all these requests will be 
serialized in a random manner. Even if the requests are directed to different memory 
modules, contention for common communication (interconnection) lines may occur. 
Private caches, as shown in Figure 2.1, alleviate all these problems by maintain­
ing copies of memory location locally. As a result, memory access time and contention 
is reduced. A cache organization is typically made up of a number of blocks. The 
data transfer between main memory and cache takes place in units of blocks. Upon 
a miss a whole new block is brought into the cache. Since the overhead incurred 
in a data transfer is fixed, the block transfers in place of word transfers make the 
interconnection more efficient [34]. 
Shared-memory multiprocessors provide a simple way of sharing data and code 
among the processes. The sharing may result in multiple copies of the same block in 
different caches. For correct operation all these copies must be kept consistent. To 
allow sharing of data or process migration, modification of a shared data must result 
in all caches either as a invalidation or as a update. 
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Numerous proposals, ranging from purely software methods to purely hardware 
solutions have been made [45]. The software methods, aided by compiler, prevent 
shared data from being cached. The disadvantage of this scheme is that large shared 
data structures can not be cached even if they are not being shared at the time, 
thereby making the scheme very inefficient. At the other end of spectrum are the 
hardware techniques which maintain coherence and allow all the data to be cached. 
In addition to increasing the cache hit ratio, these techniques make presence of cache 
memory transparent to the programmer. All other methods are based on selective 
data caching and hardware support. This section covers only the hardware based 
solutions. The solution involves sending control signals on the interconnection when­
ever there is a change in the cached data status. The other cache controllers take 
appropriate actions depending on these signals and coherence policy implemented. 
Cache coherence policies There are two basic cache coherence policies, gen­
erally known as copy back or write invalidate and write through or write update. In 
both cases, read requests are satisfied locally if the copy exists in the local cache. 
The difference between the two lies in the "wAen to update the main memory^ policy 
after the local cache data has been modified. 
With a copy-back policy, when a processor modifies a cache block all other copies 
are invalidated. Any subsequent update by the same processor can then be satisfied 
locally in the cache, since no other valid copy exists. The main memory is updated 
when the cache block is replaced or flushed. Meanwhile if another processor requests 
the same block, this cache must intervene and supply the most up-to-date data. 
The write-through policy maintains consistency by updating the main memory 
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every time there is a write. All other copies in the system can be updated at the 
same time instead of invalidating them. 
For copy-back protocols, a miss may occur due to an invalidation action taken 
by some other processor prior to cache access. This problem does not occur for write-
through protocols because they update and do not invalidate other caches. However, 
the write-through protocol may update some valid cache copies which are not being 
actively used. Thus, a good copy-back protocol would try to reduce the invalidation 
misses and a good write-through protocol would reduce the updates of unused blocks. 
The effectiveness of the particular policy depends on the shared data structure. 
The parallel algorithm shown in Figure 2.2 solves a linear system of equations by 
iteration [49]. Assuming a large cache with a block size of one vector element, a write-
through policy would generate N updates while a copy-back policy would require N 
invalidations and N read misses. In this case, write-through policy performs better 
than the copy-back. In general, though, write-through caches generate more traffic 
over the interconnection. 
Both the policies mentioned above require that the cache consistency commands 
be sent to all of the caches containing that block. This is achieved by employing 
snoopy caches. These caches snoop on the interconnection for every incoming consis­
tency command. If the command is for the data in that cache, appropriate action is 
taken. 
Snoopy cache protocols Snoopy cache protocols are very popular because of 
their ease of implementation. The protocol associates a state with each cached copy 
of the block. Several snoopy cache protocols have been proposed and studied [2]. 
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repeat  
par_for  J  = 1 to  N do 
beg i  n 
xtempCJ]  =  b [ j ] ;  
for  k  = 1 to  N do 
x tempCJ]  = xtempCJ]  +  A[J,K]*x [K] ;  
end; 
barr  i  er_sync;  
par_for  J  = 1 to  N do 
xCJ] = XtempCJ];  
barr  i  er_sync;  
unt i l  - fa lse;  
Figure 2.2: Parallel algorithm example 1491 
Goodman's write-once :23], the Berkeley protocol [36], and the Illinois protocol 42: 
proposed by Papamarcos and Pat el are some of the protocols which use copy back 
policy. Examples of write-through protocols are DEC's Firefly [58] and the Dragon 
protocol [2] from XeroxPARC. It has been shown that many of these protocols fall 
within or can be adapted to the MOESI class of protocols [51]. This permits the 
existence of caches following different protocols while still maintaining the consistency 
in the system. 
The MOESI model was originally developed by the IEEE Futurebus committee 
[30]. The term MOESI is derived from the name of the states. These Ave states, as 
shown in Figure 2.3, represent the validity, exclusiveness and ownership of the cache 
block. 
A snoopy cache controller is a finite state machine which implements the cache 
coherency protocol. The state of the cache block is stored in the directory. De­
pending on the current state of the cache block and consistency command on the 
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Figure 2.3: MOESI states 
interconnection, the controller takes appropriate action and assigns a new state. The 
directory is duplicated to reduce the contention for it. 
Synchronization 
Synchronization has a much stronger impact on the performance of a multipro­
cessor system than on the uniprocessor [24]. Synchronization events that occur in 
parallel programs include addition and deletion of elements from a shared queue, 
access to critical resources, and barriers. As the number of processors in the system 
becomes larger or the granularity of the program gets finer, synchronization schemes 
become very important. An efficient method would reduce the number of operations 
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required over the interconnect and maximize the availability of shared resources. 
Synchronization is a special form of communication in which the data is nothing 
but control information [21]. It enforces the proper sequencing of synchronizing 
processes and ensures the mutual exclusion of shared data structures. 
Solutions to the synchronization problem range from purely software methods 
to complex hardware techniques [19, 1]. Software mutual exclusion algorithms work 
reasonably well in a small systems, but as the system grows, the number of processors 
provide sufficient contention to degrade the system performance. Therefore, most 
multiprocessors provide some form of hardware support. Various synchronization 
solutions studied include test-and-Set [1, 24], compare-and-swap [21], Test-and-Test-
and-Set [1], fetch-and-op [19], semaphores [21], barriers [21], delayed locks [1] and 
queueing locks il, 26]. 
.411 multiprocessors provide simple, relatively easy methods to implement hard­
ware primitives. These basic primitives, in turn, provide mutual exclusion for more 
complex and more powerful schemes implemented in software. The most basic prim­
itive operations in any machine are Load and Store. The problem with the schemes 
based on Load and Store are that they are inefficient and prone to deadlock. In 
addition, they are hard to design and prove correct [21]. 
More complex Test-and-Set or Compare-and-Swap primitives are, therefore, im­
plemented in hardware. These primitives are similar to read-modify-write instructions 
and can be used for devising correct locking mechanism. Busy waiting and spinning 
on the lock(memory location) can make these methods very inefficient. Busy waiting 
wastes the processor cycles by tying it up in an idle loop. Spinning has a worse effect 
on the system. Spinning processors increase the memory interconnection traffic and 
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contention, thereby slowing the processors doing useful work [1]. 
Test-and-Test-and-Set (spin on read) proposed by Segall and Rudolph 146], use 
coherent caches to reduce the bus traffic by spinning on the copy of lock in the cache. 
This scheme still creates a lot of bus traffic when a lock is released. A write-through 
protocol works better than an invalidation based copy-back cache coherency protocol 
in this situation [1]. 
A common problem with all the above schemes is that if N processors try to 
access a lock, memory must execute N synchronizing operations. Primitives such as 
Fetch-and-Add collapse these N memory operations into one operation by adding the 
sum of N increments [21|. Queueing locks avoid the excessive traffic by informing 
the next lock holder when the lock becomes available [1, 26]. Both these solutions 
require complex memory controllers, but can significantly reduce the contention. 
The contention can be reduced further by employing positive wake-up [19]. For 
example, sleep-lock in the C.mmp uses interprocessor interrupt when a lock is re­
leased. This mechanism reduces the interconnection traffic but still wastes processor 
cycles. 
Software synchronization schemes, such as semaphores and barriers, are very 
efficient. These methods block the unsuccessful processes, and thus are not wasteful 
of processor cycles. Although there is a overhead involved in readying the blocked 
processes. The hardware primitives discussed so far are used to implement these 
schemes. 
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Message passing 
Message passing provides an alternate route for inter-processor communication. 
It can be used either to send data to different processors or to synchronize activities 
of different processes. Message passing is predominantly used in multi-computer 
systems, since a processor can not directly access another processor's memory. Some 
shared memory systems, though, combine both shared memory and message passing. 
Such machines use communication via shared memory at the lower level and message 
passing at the higher level. 
Message passing is typically implemented using send and receive primitives. Var­
ious message passing schemes can be differentiated depending on how the source and 
destination are specified and how the synchronization is achieved. The source and 
destination of the message can be specified in three different ways; direct naming, 
global naming or mailboxes and ports. 
Direct naming is the simplest and uses process names as the source and des­
tination designators. Mailboxes is a more general approach in which a mailbox is 
specified as the source or destination. Any process associated with the mailbox can 
send or receive from it. Maintenance of mailboxes can prove very expensive. The 
third approach, ports, combines both direct and global naming. A port is associated 
with a process. Any process can send a message to this port but only the process 
associated with it can receive it. 
Synchronization in a message passing system is achieved by waiting on receive 
or send primitives. Accordingly, it is categorized as synchronous or asynchronous. 
In synchronous system a sender waits till it receives a acknowledgement from the 
receiver. Symmetrically, a receiver waits till it gets a message. In an asynchronous 
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system, the sending process sends the message and does not wait for any response 
from receiver. 
As with semaphores, synchronization schemes based on message passing are 
difficult to prove correct and hard to design [21]. In synchronous system deadlock 
may occur if proper care is not taken. The primary advantage of message passing lies 
in using a standard message format to allow different architectures to communicate 
and coexist [34]. 
Interconnection Network 
The processors co-operate by exchanging data through the interconnection sys­
tem and by synchronizing activities. The delays introduced by interprocess communi­
cation and synchronization activities degrade the performance of the multiprocessor 
system. Therefore, the overall performance of the system strongly depends on the 
quality of its interconnection network. It is, therefore, very clear that a simple, ro­
bust, reliable and efficient interconnection is required for the multiprocessor system 
to be both, high performance and cost effective. This is true for commercial as well 
as aerospace and defense systems. 
The interconnection networks designed for use in multiprocessor systems range 
from crossbar switch to a single time-shared bus. The design involves a trade-off 
between cost, performance and complexity. 
A complete interconnection, such as a crossbar [27], connects each processor to 
every memory module over a grid of switches. It provides highest possible band­
width because there are no potential conflicts in the network. Nevertheless, it is cost 
prohibitive [9] and can be underutilized [38]. 
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Multistage interconnection networks (MIN) connect all N processors to the mem­
ory modules using log N stages with some kind of shuffle between the stages. Each 
stage is made of N crosspoint switches. As a result MINs reduce the cost of hard­
ware to 0(N*logN) as opposed to 0{N~) hardware cost of crossbar switches. Various 
multistage networks have been proposed ,e.g., banyan, delta, omega [9j. It has been 
shown that all these are equivalent to the generalized cube network [47]. 
Multistage networks (MIN) are less expensive than a crossbar and provide higher 
bandwidth than a bus. They represent a good price/performance trade-off. However, 
lack of an efficient hardware cache consistency mechanism make them less suitable 
for shared memory systems [24]. 
The lower end single shared bus interconnection is the simplest and least ex­
pensive. It also offers expandability and ease of configurability. These factors have 
made a single-bus interconnection a popular choice for commercial as well as military 
applications [31, 32, 33, 34, 50, 13]. However, the single connection limits the per­
formance and reliability. Only one device, referred to as master, can communicate 
at a time. Also, the limited bandwidth of a single connection makes a bus a major 
bottleneck [40]. Failure of a bus is a single point of failure and is catastrophic. 
The system performance can be increased considerably by increasing the capacity 
of the bus. The two approaches taken in this direction are : wide-bus design and 
multiple-bus design. 
Wide buses use expanded data paths to boost the peak data transfer rate. For 
example, VME64 multiplexes both data and address lines during data transfer, pro­
viding 80 Mbytes/sec transfer rate against the 40 Mbytes/sec for the standard VME 
bus [5]. Futurebus-k allows data path widths to be expanded from 32 bits to 256 bits 
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[34], in order to attain a higher bandwidth. This method, though, does not alleviate 
the problems associated with single bus system. 
The other way of increasing the capacity, while keeping cost and complexity 
low, is to use multiple buses [40, 41]. These multiple redundant paths increase the 
reliability and fault tolerance as well. Another advantage of multiple-bus interconnect 
is that any device in the system can directly talk to any other device. The multiple 
bus system also performs better than a wide bus system, if the total number of data 
lines are kept the same [27]. 
To keep the pin-count of the interconnect manageable in a multiple-bus system, 
it necessary that the number of lines carried by each bus be kept to the minimum. 
This is achieved by using a word serial bus which streams control, address and data 
packets in series over the same lines [3, 4]. Multiporting, required by multiple buses, 
with reduced line count makes the bus interface more complex [52]. However, this 
trade-off is consistent with the trends in VLSI. 
Various other interconnects, such as hypercube, tree, ring, have been proposed 
[9], primarily for multicomputer architectures. They can scale to a large number of 
processors. These architectures, though, are optimal for a certain class of applications 
and not well suited for general purpose shared memory systems. 
Backplane Technology 
Most bus based systems today employ a passive backplane structure. Such a 
backplane consists of a multi-layered printed circuit board with microstrip signal 
lines. Signal lines are terminated at each end of the bus with the termination re­
sistors. Plug-in modules can be attached via connectors. Power and ground planes 
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Figure 2.4: Transmission line model of the backplane 
reduce the crosstalk and supply the power to the modules. Such a backplane ex­
hibits transmission line behavior and therefore, can be modelled as a transmission 
line ^6, 18, 39]. 
Figure 2.4 shows the lumped-constant transmission line model of a passive back­
plane. Lq is the distributed inductance per unit length and C'O is the distributed 
capacitance per unit length of the unloaded signal line. Cl is the capacitive loading 
introduced by the plug-in module. The connectors, traces, via and transceiver capac­
itances contribute to this load. The behavior of this model is characterized in terms 
of propagation delay tp and characteristic impedance Zq. For an unloaded backplane. 
tp — £<0^0 
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Table 2.1: ZQ  and T P  versus C'L  
Cf, pF ZQ  Q T P  nS 
0 100 2.3 
1 71 3.3 
2 58 4.0 
3 50 4.6 
4 45 5.1 
5 41 4.6 
6 38 6.1 
7 35 6.5 
8 33 6.9 
9 31 7.3 
10 30 7.6 
The load capacitance changes; these equations to 
tp — SJ LQ{CO + C'L ) 
The effect of load capacitance C'L  on the values of ZQ  and T P  for a 24 slot backplane 
can be seen in Table 2.1. The values of 10 nH/slot and 1 pF/slot, obtained from 
experimental measurements for a slot spacing of 2cm [35], are used for LQ and C'Q. 
There are several problems arising from this type of backplane structure. 
1. The capacitive load C'L  is present at the slot only if the module is inserted. An 
open slot, as a result, will change the characteristic impedance of the bus line 
at that point causing multiple signal reflections. 
2. High capacitive bus loading. The effect of this load is to reduce the characteris­
tic impedance and increase the propagation delay. The low impedance requires 
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high driving current to cross the logic threshold. 
3. The capacitive load on the bus varies depending on the number of modules 
plugged-in. The variations makes it difficult to terminate bus lines correctly, 
again causing reflections. 
4. A bus driving problem. To reduce the DC drive current required, passive 
buses are usually terminated in a resistance higher than their characteristic 
impedance. A bus line terminated in this manner, needs multiple round-trip 
delays before the signal can settle down to its final value. 
Each of these problems is directly related to the high capacitive loading intro­
duced by the modules. An active backplane has the transceiver ICs mounted directly 
on the backplane, isolating the connector, trace and via capacitances. By reducing 
the loading an active backplane minimizes, and in some cases eliminates, the above 
problems. 
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CHAPTER 3. PROBLEM DEFINITION 
The last chapter discussed various physical and logical layer issues involved in 
the design of a multiprocessor system. The problems identified are summarized here. 
Control acquisition: Since the interconnection is common to all processors 
in a multiprocessor system it is possible that multiple processors may try to access it 
at the same time. A control acquisition process serializes the access to the intercon­
nection among various contending processors. Most current bus based architectures 
provide additional lines and overlap the data transfer and bus acquisition process (re­
fer to Chapter 9) minimizing the influence of acquisition on the system performance. 
The nature of the ActiveBus architecture requires that the number of signal lines be 
kept to the minimum. Therefore, data transfer and acquisition is done serially mul­
tiplexing the same signal lines. Since the acquisition process is a protocol overhead 
it results in a loss of useful communication bandwidth. 
Cache coherence: Caches are used in the multiprocessor systems to reduce 
the contention and the bus traffic. By keeping a local copy the caches avoid commu­
nication over the bus. But multiple copies of the same data give rise to the problem 
of cache coherency or cache consistency. The control commands needed to maintain 
the coherency creates additional bus traffic. Two basic policies, copy back and write-
through, are used. Effectiveness of either policy depends upon the application being 
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run. Some form of hardware support is necessary in either case to make them more 
efficient. 
Synchronization: In a multiprocessor system processors co-operate by ex­
changing data and by synchronizing activities. Both generate additional traffic on 
the bus. Synchronization primitives either ensure the proper ordering of processes 
or enforce the mutual exclusion on shared data structure. Several different solutions 
exist, but none can be pointed as the most efficient under all circumstances. Simple 
locks spin on the memory location while primitives like fetch-and-op are complex 
and have larger latency in the absence of contention. Similar to cache coherency, 
hardware support for the primitives would make the implementation more efficient. 
Bandwidth: The ever increasing demand for more computing power means a 
greater number of processors in the system. The more the number of processors, the 
more the communication bandwidth required. In addition, large number of processors 
result in higher coherence and synchronization overhead. The current interconnection 
networks are becoming a bottleneck in these high performance systems. At present 
only loosely coupled multicomputer systems can scale to a large number of proces­
sors. Architectures such as hypercube connect each processor only to its immediate 
neighbors, thereby lowering their interconnect bandwidth requirements. 
Reliability: Most current interconnection networks do not have the reliabil­
ity required for many applications e.g aerospace, defense. A single-bus system is a 
single point of failure. At the other end of spectrum, crossbars do not allow graceful 
degradation. Areas which require high level of fault-tolerance have developed custom 
interconnects to satisfy the need. 
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Bus loading: High aud varying capacitive loading due to plug-in modules has 
a negative impact on the performance of bus based systems. The problems caused 
include high drive current requirement, increased end to end propagation delay and 
reflections. Reflecting signals take longer to reach the final value thus further slowing 
the bus down. 
Pin count: The two solutions to increase the capacity of the bus based 
interconnect are: wide-bus design or multiple-bus design. Both the designs lead to 
a high pin count interconnects. Coupled with today's high current drivers, it may 
result in excessive power requirement. 
Other: Other problems include configurability, scalability, and expandability. 
A system should have all these abilities in order to keep up with the increasing 
performance demand. A single-bus system offers great configurability. Modules or 
subsystems can be easily added or disconnected from the bus. However, it lacks 
scalability. 
This research studied and attempted to alleviate each of the above mentioned 
problems in order to improve the overall performance of the system. The major work 
was done in developing a new control acquisition algorithm that would minimize the 
bus access dealy and maximize the bus utilization in the context of an ActiveBus 
architecture. 
CHAPTER 4. ACTIVEBUS ARCHITECTURE 
The logical layer specification presented in the later chapters is based on the 
ActiveBus architecture. Therefore, it is described here in brief. A clear understanding 
of underlying interconnection is necessary for a good logical layer design. 
The ActiveBus architecture is based on an active backplane, multiple-bus inter­
connection to provide higher bandwidth and to improve performance. The problems 
associated with a passive backplane can be directly attributed to the high capaci­
tive loading present in such structures. An active backplane reduces the capacitance 
by mounting the transceiver ICs directly on the backplane. These IC's isolate the 
connector, trace and via capacitance from the backplane. 
There are several advantages to this design. The load capacitance at each slot 
is reduced and fixed, i.e., it does not depend on the presence of module in the slot. 
This allows proper bus termination and eliminates all the reflections. As a result 
data can be streamed at very high rate. This rate is determined by logic delays and 
skew only. The reduced capacitance, also, increases the bus characteristic impedance 
and reduces the drive current requirement. In addition, the end-to-end propagation 
delay is reduced. 
Figure 4.1 shows the block diagram of the ActiveBus architecture. The architec­
ture offers the bandwidth scalability by increasing the number of buses, at the same 
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Figure 4.1: ActiveBus architecture 
time retaining the configurability and expandability of the bus-based system. 
The .A.ctiveBus interface unit is shown in the Figure 4.2. It includes circuitry for 
address recognition, data buffers, data transfer, and bus arbitration. By moving as 
much of the bus interface down into the ABIU module space is freed for extra logic. 
The data buffers bridge the speed disparity between the module and the backplane. 
Another benefit derived from this design is that the synchronization penalty is moved 
away from the common bus to the local, private buffer interface. 
Multiple buses, by providing multiple redundant paths, increase both the band­
width as well as the fault tolerance of the backplane. Each bus operates synchronously 
but independently for reliability. A source synchronous data transfer protocol is em­
ployed to stream the data at very high speed. The control, address and data words 
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Module 
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Contro l /Status 
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Figure 4.2: ActiveBus interface unit 
are transferee! in series over tlie 32 bit data patli. Arbitration is also accomplished 
over these same signal lines. This keeps the number of bus signals manageable when 
replicating the bus. 
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CHAPTER 5. LOGICAL LAYER SPECIFICATION 
The previous chapter briefly described the ActiveBus architecture. The presence 
of buffers in the active bus interface unit (ABIU) implies two logical interfaces, be­
tween ABIUs and between the ABIU and the module. The advantages of using this 
two interface approach are two fold. It allows to bridge the speed difference between 
the bus and the module. Also, the synchronization domain is extended into the ABIU 
eliminating synchronization penalty at the bus interface. 
This chapter provides a detailed specification of the ActiveBus protocol used 
between ABIUs. The final specification of the ABIU to module interface are left 
for future work. The protocol was designed for each bus to work independently 
for the reasons of fault tolerance. The significant components of the logical layer 
are bus contention protocol, data transfer protocol, cache coherency mechanism and 
synchronization scheme. The following sections describe the bus signal lines and the 
above mentioned components in the order. 
Bus Lines 
All the bus lines required to implement the protocol are defined here. They are 
listed in the Table 5.1. The function of each line is briefly described here. The signals 
that use these lines are more fully described in subsequent sections. 
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Table 5.1: Bus Signal Lines 
Mnemonic Description Number 
AD[.31:0] Address/Data 32 
CB[6:0] Check-Bits 
~ 
ST strobe 
BB Bus-Busy 1 
AK AcKnowledge 1 
AI Acknowledge Inverse 1 
IV Intervention 1 
FL FLag 1 
CL CLock 1 
RE REset 1 
Total Active Signals 47 
Each bus carries 47 active bus lines. All the lines except C!L are wired or and 
active low. In addition, lines BB and FL need collision detection ability and therefore 
use analog transceivers to detect the signal levels. 
AD[31:0] Address/Data Lines 
The .32 bidirectional address/data lines are multiplexed to carry control, address 
and data words during a normal transaction. The same lines carry a unique priority 
number during arbitration cycle. The control and address are always driven by the 
master and received by one or more slaves. Data is driven by the master during write 
transaction and by the selected or intervening slave during read transaction. 
CB[6;0] Check Bit Lines 
Seven check bit lines that carry single-bit error correction - double-bit error 
detection (SEC-DED) signals. SEC-DED signals further improve the fault tolerance 
28 
of the system. 
ST Strobe 
Strobe is a source-synchronous clock sent by the module driving the bus to strobe 
the data. 
BB Bus Busy 
The bus busy line is used to indicate two events. When asserted, it signals the 
start of the priority arbitration and, when released, it signals the end of the current 
transaction. The bus busy line can also detect the collision during arbitration. 
AK Acknowledge & AI Acknowledge Inverse 
Acknowledge and acknowledge inverse are the handshaking lines that indicate 
the address recognition at the beginning of the transaction and error condition at the 
end of the transaction. 
Intervention 
The intervention line is used during cache transactions. A cache in the modi-
fied(M) state intervenes for main memory to provide the modified block by asserting 
this line. 
FL Flag 
A flag is a multi-purpose line and can be used for various transaction types. For 
basic read and write transactions, a slave asserts FL to indicate the end of data. It is 
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also used in the arbitration cycle to detect the presence of previous priority requests. 
FL line carries the signal for cache transactions that determines the next state of 
the cache block. All the modules keeping a copy of the current block being transferred 
assert FL. A colHsion on FL indicates more than one cache having the copy of the 
same block. 
CL Clock 
The ActiveBus protocol is a synchronous bus protocol. CL is the system clock 
that provides global timing to all ABIUs. 
RE Reset 
The reset line carries a signal which can either initialize the bus interface logic 
or reset the entire system. 
GA Geographical Address 
Apart from the lines mentioned so far, 8 geographical address lines are provided 
to the ABIU and the module. These lines provide a unique, eight bit slot-id or 
geographical address. The eight lines allow upto 256 slots on a single backplane. The 
numbering on the backplane should start at zero. 
Bus Signalling Environment 
Signal levels 
The signal levels implemented are shown in Figure 5.1. All bus lines are wired-or 
and active-low with open drain bus drivers. Initial transceiver designs have reduced 
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the capacitive load to 3pF/slot, resulting in a characteristic bus impedance of 50 Q. 
Therefore, each bus line is terminated into a resistance of 50 Q. When not driven, 
the matching termination network maintains the signal line at 2.5 V. representing 
logic zero. 
Transceivers can generate and detect a signal swing of 0.5V. When driving, a 
transceiver draws a current of 20 m A from a effective impedance of 25 Q. thereby 
lowering the bus voltage by 0.5V. By dropping the threshold also by 0.5V a driver 
can not see its own signal on the line. But if any other module is driving the same 
line, the bus voltage drops below the threshold giving a collision detection ability. 
The reduced voltage swing of 0.5 V contributes to lower drive current, reduced 
crosstalk, and lower power dissipation. This design, however, may require ground 
planes and interleaved signal and ground lines due to reduced noise margin. 
ActiveBus protocol is a synchronous protocol. All bus timing is provided by the 
global system clock CL. All clock signals are de-skewed so that all ABIUs see the 
Clocking 
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clock edge at the same time. As shown in Figure 5.2 CL line carries two superimposed 
clock signals, master clock(M_CLK) and sync clock(S_CLK). 
The \LCLK is the faster of the two and can be used as source clock to stream 
the data packets on the bus. In the absence of any discontinuities on the bus. the 
frequency of M.CLK is limited only by the signal skew. As a result, it is possible to 
increase the bandwidth of the bus by increasing the frequency of the M.CLK. 
The time taken by events such as handshaking and arbitration depends upon 
the end-to-end propagation delay of the backplane. These events use S-CLK to 
synchronize their activities. The frequency of S-CLK is determined by the length of 
the backplane. 
To keep the number of lines down, S-CLK is derived from the CL signal. The 
frequency of S-CLK can be any fraction of M.CLK, including the same frequency, 
one-half, one-third, etc. The frequency of S.CLK is one-half of that of M.CLK in 
Figure 5.2. 
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CHAPTER 6. CONTROL ACQUISITION 
Since the bus is a common resource it is possible that two or more modules 
may seek to access it at the same time. Therefore, some method for ensuring mutual 
exclusion, known as arbitration, is required. The arbitration process is used to restrict 
the ownership of the bus to one module at a time. 
There are several widely known methods used in communication systems, such 
as collision detection, token passing, daisy chain, and priority arbitration. Each 
of these methods has undesirable characteristics when applied to a bus structure. 
A daisy chain, for example, needs a central arbiter and the requirement for fault 
tolerance discourages use of any form of central control. 
The coUision detection method performs best under under lightly loaded condi­
tions. But the access delay increases sharply, due to repeated collisions, under heavily 
loaded conditions, and the system tends to become unstable. Token passing has a 
fixed minimum delay that provides a delay penalty at low traffic rates. Also, the 
token maintenance is very complex. Priority arbitration schemes provide a determin­
istic method of choosing a winner under all load conditions. However, it requires at 
least two round trip bus delays and the logic delay before contention can be resolved. 
A new acquisition scheme Previous Priority First is presented here. It combines 
collision detection and priority arbitration to minimize the bus access time without 
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the need for additional bus lines. The collision detection provides a quick access in an 
unsaturated system while priority arbitration guarantees the deterministic election 
of the master in a saturated system. 
Assuming logic delays are not more than a round trip delay, the arbitration 
circuit needs three round delays to settle down. If there is no collision the hybrid 
algorithm allows the module to gain the ownership after one round trip delay, a saving 
of two round trip delays. Priority arbitration part of the algorithm provides fairness 
and prevents starvation. 
The arbitration process is completed in two stages. In the first stage, a requesting 
module must select a bus to contend for. In the second stage, the acquisition process 
is initiated to gain bus mastership. 
Bus Selection 
The primary goal of the bus selection stage is to evenly distribute the requests 
among all buses. By allocating the requests to different buses the number of modules 
contending for the same bus is reduced. As a result, the probability of a collision 
occurring is reduced, thereby reducing the overhead and maximizing the throughput 
of the bus. 
The modulo-B primary bus scheme, described in Chapter 9, was used in the 
simulation to accomplish the above goal. The specification leaves the implementation 
open to give the designer flexibility to make complexity vs. performance trade-offs. 
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Figure 6.1: State diagram of the control acquisition scheme 
Priority Arbitration Scheme 
Once the bus is selected, the control acquisition process is initiated. The purpose 
of this process is to make the transmission media available to the modules in a quick 
and fair manner. The state diagram of the proposed algorithm is illustrated in 
Figure 6.1. 
Whenever a request for the bus is present, the ABIU waits for the current trans-
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action to finish as signaled by the release of BB. Once the BB line is released, the 
ABIU waits for one S_CLK cycle. The action taken thereafter depends on the state 
of the FL line. 
If the FL line is asserted, the ABIU aborts the control acquisition process and 
waits for the next arbitration cycle. Otherwise, it begins a transaction by applying 
the control word to AD[] lines and asserting BB. If no collision is detected after one 
S-CLK cycle, no other module is competing for the bus and the ABIU takes control of 
the bus. If a collision is detected, priority arbitration is allowed to finish. The priority 
arbitration circuit requires three round trip delays to determine a winner. Since the 
priority was placed on the line when BB was asserted, the first cycle overlaps with 
the cycle required for collision detection. Therefore, it takes two more S_CLK cycles 
for the priority arbitration circuitry to settle. This circuit is shown in Figure 6.2. 
The winner of the arbitration has the highest priority in the system and so gets the 
control of the bus. 
Modules which lose the current arbitration assert the FL line at the end of 
the transaction. This group is further restricted to those modules with the same 
priority as the current winner. This action prohibits any new modules from entering 
the arbitration until all the modules have been serviced, thereby preventing a single 
module from continuously winning the arbitration. A module with a higher priority 
request may preempt the modules waiting for their turn by not checking the state of 
the FL line. This is recommended only for those requests with real time needs for 
the bus. Preemption increases the average queueing delay for the waiting processes. 
The higher order sixteen bits of the control word represent the priority (PR[7:0] ) 
and source-address (SA[7:0]). Together they form the unique priority for the mod-
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ule. The geographical address is normally used for the source address. The priority-
arbitration circuit uses the WON signal to indicate the winner of the priority. The 
WON signal is also used to enable the lower sixteen bits of the control word. .\s a 
result the AD|] lines carry the control word of the winning module at the end of the 
arbitration process. 
The same priority signal indicates if the losing module's priority is same as the 
winning module. Only the modules with the same priority signal active can assert 
the FL line at the end of the transaction. 
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Figure 6.3 and Figure 6.4 illustrate the timing of the control acquisition process 
under various conditions. 
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CHAPTER 7. DATA TRANSFER 
This section describes the data transfer protocol. It is a source synchronous 
protocol which transfers control, address and data words over AD[] lines with the 
source clock ST. 
Upon winning the arbitration, the master may use the bus to transfer information 
between itself and one or more slaves. There is no limit on the length of the data 
transfer, though in practice it is limited by the size of the buffer in the ABIU. Once 
a master has gained control of the bus, it can not, under normal circumstances be 
removed. 
The protocol supports two types of transactions, a normal transaction and a 
split transaction. In a normal transaction, a module requests and receives a response 
in the same transaction. A split transaction splits the request and response into 
different transactions. The master sends the control and address to the slave. If the 
slave can not respond immediately, it requests a split transaction. The master then 
terminates the current transaction. When the slave is ready to respond, it arbitrates 
to become master of the bus. When it becomes master of the bus, it starts the 
response transaction. Therefore, data is always transferred from the master to slave 
in split transactions, i.e., only write transactions are used. 
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Control Word 
All transactions start with a control word. It contains information needed for 
the following transaction. The format of the control word is shown in the Figure 7.1. 
The top sixteen bits. PR 7:0] and SA[7:0;, together form the priority field for the 
control acquisition process. As previously mentioned, geographical address G.A._7:0; 
is used for S .A.; 7:0] field. The AW bit specifies the address width used in following 
transaction. The protocol allows .32 bit or 64 bit address widths. 
The command field CMi-5:0] specifies the type of transaction to be performed. 
The length of the data packet is specified by the DL[.3:0] field. It indicates the length 
of the data to follow in case of a non-cache transaction, while it specifies the line size 
for a cache transaction. 
The class field CLi2:0] provides a simple solution to categorize transactions into 
different classes. A general transaction belongs to the class zero. A class zero trans­
action is supported by all modules. Transaction in an unsupported class are ignored. 
This scheme helps in speeding up the address recognition that follows the control 
word. For example, a system may support two different cache line sizes, say 8 words 
and 16 words. These two transactions could be allocated two to different classes. .A.s 
a result, a module supporting the 16 word cache ignores the 8 word transaction and 
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Table 7.1: Address width specification 
Address 
AW Width 
0 32-bit 
1 64-bit 
does not contend for the cache directory on the module. Also, since class checking is 
done in the ABIU, processor on the module can work undisturbed. 
The extended control EC bit specifies whether the following word is a second 
control word. This is reserved for future extensions to the protocol. If the EC bit is 
set, it indicates that the second control will be transferred. 
Extended Address 
The protocol is based on a byte addressable, memory mapped model. Address 
word follows the first control word. Modules may support both 32 bit and 64 bit 
address widths. The address width is specified in the control word by AW bit, as 
shown in the Table 7.1. For 64 bit address, the higher order bits AD[63:32] are 
transferred first, followed by low order bits AD[31:0]. All modules must support 
32 bit addressing. Modules which can not support 64-bit addressing do not respond 
to such transactions. The 32-bit address space is a proper subset of the 64-bit address 
space. All accesses to 32-bit address space should be made using 32-bit addressing 
in the interest of inter-operability. 
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Transactions 
All the transaction types supported by this protocol are specified by CM[5:0] 
of the control word. These are listed in Table 7.2. The transactions can be di­
vided into four groups according to their functionality. They are basic transactions, 
synchronization transactions, cache transactions and miscellaneous transactions. 
Basic transactions 
There are sixteen basic transactions dealing with non-cache read and write op­
erations. 
Read The read transaction is used to transfer data from slaves to the master. 
A read transaction with zero data length becomes an address only transaction. 
Slaves may split a read transaction converting it into an address only read opera­
tion. 
Write The write transaction is used to transfer data from the master to one 
or more slaves. A slave may split this transaction. 
Read response A module which splits the previous read request uses read 
response to transfer the data back to the requester. There may be a number of 
masters waiting for the same or different responses to return. Therefore, a response 
needs some additional information. The address field in the response transaction 
reflects the address of the original read request. Looking at the address field, a 
master may determine if the transaction is the response it is waiting for. 
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Table 7.2: Encoding of transactions 
CM[5;0] Command CM[5:0] Command 
0 0 0 0 0 0 Read 1 0 0 0 0 0 Read Invalid 
0 0 0 0 0 1 Write 1 0 0 0 0 1 Write Invalid 
0 0 0 0 1 0 Read Response 1 0 0 0 1 0 Read Shared 
0 0 0 0 1 1 Write Response 1 0 0 0 1 1 Copyback 
0 0 0 1 0 0 Read/Lo ck/Temp 1 0 0 1 0 0 (Reserved) 
0 0 0 1 0 1 Write/Lock/Temp 1 0 0 1 0 1 Write Through 
0 0 0 1 1 0 Read/Lock/Perm 1 0 0 1 1 0 Read Modified 
0 0 0 1 1 1 Write/Lock/Perm 1 0 0 1 1 1 Invalidate 
0 0 1 0 0 0 Read/Non-Split 1 0 1 0 0 0 (Reserved) 
0 0 1 0 0 1 Write/Non-Split 1 0 1 0 0 1 Shared Resp. 
0 0 1 0 1 0 (Reserved) 1 0 1 0 1 0 Modified Res 
0 0 1 0 1 1 (Reserved) 1 0 1 0 1 1 Write Thr Res 
0 0 1 1 0 0 Read/N-S/Lk/Tmp 1 0 1 1 0 0 (Reserved) 
0 0 1 1 0 1 Write/N-S/Lk/Tmp 1 0 1 1 0 1 (Reserved) 
0 0 1 1 1 0 Read/N-S/Lk/Prm 1 0 1 1 1 0 (Reserved) 
0 0 1 1 1 1 Write/N-S/Lk/Prm 1 0 1 1 1 1 (Reserved) 
0 1 0 0 0 0 Swap 1 1 0 0 0 0 Event 
0 1 0 0 0 1 Compare-and-swap 1 1 0 0 0 1 Write No Ack. 
0 1 0 0 1 0 Fetch-and-add 1 1 0 0 1 0 (Reserved) 
0 1 0 0 1 1 Compare-and-add 1 1 0 0 1 1 (Reserved) 
0 1 0 1 0 0 (Reserved) 1 1 0 1 0 0 (Reserved) 
0 1 0 1 0 1 (Reserved) 1 . 1  0 1 0 1 (Reserved) 
0 1 0 1 1 0 (Reserved) 1 1 0 1 1 0 (Reserved) 
0 1 0 1 1 1 (Reserved) 1 1 0 1 1 1 (Reserved) 
0 1 1 0 0 0 (Reserved) 1 1 1 0 0 0 (User Defined) 
0 1 1 0 0 1 (Reserved) 1 1 1 0 0 1 (User Defined) 
0 1 1 0 1 0 (Reserved) 1 1 1 0 1 0 (User Defined) 
0 1 1 0 1 1 (Reserved) 1 1 1 0 1 1 (User Defined) 
0 1 1 1 0 0 (Reserved) 1 1 1 1 0 0 (User Defined) 
0 1 1 1 0 1 (Reserved) 1 1 1 1 0 1 (User Defined) 
0 1 1 1 1 0 (Reserved) 1 1 1 1 1 0 (User Defined) 
0 1 1 1 1 1 (Reserved) 1 1 1 1 1 1 (User Defined) 
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Write response A write response is a notification to the originator of the 
previous write request that the transaction is completed. It consists of an address 
only transaction if there is no error. In the case of an unsuccessful completion, a 
status word is sent back. 
Read locked temporary The read locked temporary is the same as the 
read transaction except that any lockable addressed resources are locked for the 
duration of the current transaction. 
Write locked temporary The write locked temporary is the same as the 
write transaction except that any lockable addressed resources are locked for the 
duration of current transaction. 
Read locked permanent The read locked permanent is the same as the 
read transaction except that any lockable addressed resources are locked. The perma­
nent lock is held past the end of the current transaction. An unlocked or temporary 
locked transaction to the same resource by the same master is required to unlock the 
resource. 
Write locked permanent The write locked permanent is the same as 
the write transaction except that any lockable addressed resources are locked. The 
permanent lock is held past the end of the current transaction. An unlocked or 
temporary locked transaction to the same resource by the same master is required to 
unlock the resource. 
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Non-split transactions The non-split transactions are the same as the above 
transactions except that the slave is not allowed to split them. These can be used 
where the master can not wait for the slave to arbitrate for a bus on which to respond. 
Synchronization transactions 
The protocol supports four synchronization commands, namely, Swap, Compare-
and-swap, Fetch-and-add and Compare-and-add. The first three transactions 
are similar to the Futurebus - i -  transactions of the same name. 
Swap In the swap operation, the master transfers a swap operand to the slave. 
The slave then returns the data contained in the addressed location and replaces it 
with the swap operand. 
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Compare-and-swap As shown in the Figure 7.3, in a compare-and-swap 
operation first the compare operand and then the swap operand are transferred to 
the slave. The slave then transfers the data in the addressed location before doing 
the compare operation. The slave then compares the compare operand with the data 
contained in the addressed location. If they are equal, the slave performs a swap. 
Fetch-and-add A fetch-and-add operation is shown in the Figure 7.4. The 
master first transfers an add operand to the slave. The slave returns the original data 
in the location and then adds the add operand to it. 
Compare-and-add A compare and add operation starts with the transfer 
of compare operand and add operand. If the compare operand is not equal to the 
data stored in the addressed location, then the add operand is added to the data 
and the result transferred to the master and stored in the memory. If the compare 
operand is equal to the data, then the memory value is transferred to the master, 
without performing add. 
Cache transaction 
All operations to cached data should be done using the cache commands. To 
ease the bridging to Futurebus+ protocol, the commands are very similar to the cache 
commands of the Futurebus+ specification. 
Read invalid The read invalid command is used by a non-caching master, 
e.g. a DMA controller, to read a cache line from a cache coherent memory. The master 
does not keep a copy of the cache block after the completion of the transaction. If 
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another cache intervenes, memory snarfs the transaction. 
Write invalid Like the read invalid command a write invalid command is 
used to write into the cache coherent memory. The master does not keep a copy of the 
cache block after the transaction is over. Other modules may snarf the transaction 
but can not split it. 
Read shared The read shared command is used by a cache master or a 
bridge to read a block which is not intended to be modified. The requesting module 
asserts the FL line. The copy of the cache is marked depending on whether a collision 
occurs on FL. The copy is shared if there is a collision, otherwise it is exclusive. The 
main memory snarfs a copy if another cache intervenes. 
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Copyback The copyback command is used to flush a modified block back 
into the cache coherent memory. Other caches may snarf the copy by asserting FL. 
This transaction can not be split. 
Write-through The write through command is used by a cache in shared 
state to modify its copy. This command allows the cache to keep a copy and update 
all other caches at the same time. The cache block goes into shared or exclusive state 
as in read shared command. This transaction can not be split except by a bridge. 
Read modified The read modified command is used by a cache master 
to service a write miss. The block read from the main memory is intended for 
modification. All other caches are invalid after the completion of this command. Any 
other cache can delay invalidation by asserting the FL line. The cache initiating the 
read modified command then places the block in the shared state until an invalidation 
operation can be performed. 
Invalidate The invalidate command is used by a cache or a bridge to in­
validate all other copies of cache in the system. All other copies are invalid after a 
successful completion of the invalidate. 
Shared response The Shared response command is used in response to a 
split read invalidate or read shared. One shared response is sufficient to satisfy all 
pending split reads. Main memory may snarf and update its copy. 
Modified response The Modified response command is used in response 
to a split read modified, write invalid or invalidate. When the original master is 
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waiting for a split response, another master may modify the same copy. In this case, 
the modified response transaction to the original master must contain the up-to-date 
copy of the cache block. 
Write through response A write through response is used in response to a 
split write through command. It is the responsibility of the bridge to make sure that 
a copy of the cache remains in the shared state when it is passed across the bridge. 
Miscellaneous transactions 
The final group of sixteen commands are for miscellaneous transactions. The two 
commands defined here are Event and Write No Acknowledge. This section leaves 
space for eight user definable commands. 
Event The event command is for sending global signals, processor events, or 
interrupts across the bus. This can be used as an address only event, event with 
data, vectored interrupt, etc. 
Write no acknowledge The write no acknowledge transaction is used by 
modules to write to one or more slaves. The master ends the transaction at the end 
of data transfer without waiting for status since a slave does not send a response 
back. 
Data Length 
The DL[3:0] field specifies the length of data for the current transaction and it 
depends upon the type of transaction for which it is being used as shown in Table 7.3. 
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Table 7.3: Data length encoding 
Data Sync Line 
DL3 DL2 DLl DLO Length Length Size 
0 0 0 0 0 — — 
0 0 0 1 1 Byte 1 Byte — 
0 0 1 0 2 Byte 2 Byte — 
0 0 1 1 1 Word 1 Word 1 Word 
0 1 0 0 2 Word 2 Word 2 Word 
0 1 0 1 4 Word 4 Word 4 Word 
0 1 1 0 8 Word 8 Word 8 Word 
0 1 1 1 16 Word — 16 Word 
1 0 0 0 32 Word — 32 Word 
1 0 0 1 64 Word — 64 Word 
1 0 1 0 128 Word — 128 Word 
1 0 1 1 256 Word — 256 Word 
1 1 0 0 .512 Word — — 
1 1 0 1 1024 Word — — 
1 1 1 0 2048 Word — — 
1 1 1 1 Signaled by FL — — 
For the basic transaction type, this field specifies the length of the data to be 
transferred. As seen in the Table 7.3 data length can vary between 0 to 2048 words. 
A zero length transaction is an address only transaction. For data lengths not listed 
in the table or not known ahead of time , the FL line is used to indicate end of data. 
During cache transactions, the line size for the current cache operation is specified 
by DL. The cache line sizes allowed in this protocol are listed under the column Line 
Size in the table. This value specifies the line size supported by the module initiating 
the transaction. There may not be any data associated with the transaction, e.g., 
invalidate is an address only transaction. 
A caching module responds only to transactions of the same line size. This allows 
caches of different line sizes to coexist in the same system. These caches can not have 
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overlapping address space because cache coherency will not be maintained between 
caches of different line sizes. 
For synchronization transactions, the field DL specifies the size of the synchro­
nization variable. 
Status Word 
At the end of the data transfer, slaves release the AK line and assert the AI 
line. If the AK line is released before the AI is asserted, the transaction is concluded 
successfully and there was no error. No status word is sent back. In case of an error 
detection, the module detecting it pulls AI line before releasing the AK line and 
places the status word on the bus to be read by the master. 
The format of the status word is shown in Figure 7.6. The busy (BS) field 
indicates that the slave is unable to respond with the particular resource requested 
by the master. It is an indication to the master to try the transaction later again. To 
avoid a deadlock situation, a master receiving the BS signal must unlock all other 
resources it is holding. An example of a busy situation is when a module is trying to 
access a locked memory location. 
The wait (WT) field also indicates the unavailability of the resource. The dif­
ference is that the slave sending the WT status back to the master generates an 
s CL V7 W W V_/ V_/ 
M CL 
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BB ~\ / 
ST \_/ 
AK \ / 
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Figure 7.7: Read only transaction 
observable event (such as a response transaction) clearing the condition. For exam­
ple, the cache consistency protocol requires that only one split request be outstanding 
for one address location. A subsequent request to the same address by a different 
master will receive the WT status. The wait condition is cleared by a response 
transaction to the original request. 
Error conditions AE, PE, FE, OE stand for arbitration error, parity error, 
framing error and overrun error. Parity error is the uncorrectable SEC-DED error. 
Any module detecting this error can terminate the transaction. .An arbitration er­
ror is the parity error detected at the end of the arbitration cycle. Other errors 
related to unimplemented functionality include the unsupported data length UL and 
unsupported transaction UT. 
This section presents the transaction timing examples. The details of the arbi­
tration process are omitted from the description since it has already been explained. 
Transaction Examples 
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All the illustrations assume that the arbitration has taken place without collision. 
Also, all the examples show S_CLK having half the frequency as that of M_CLK. 
An example of read only transaction is illustrated in Figure 7.7. At the end of 
the arbitration procedure winner's control word is valid on the AD[] lines. The same 
S_CLK edge, that checks for the winner, is used to strobe the control word. The 
master module, then, transfers an address word to the slave with source clock on the 
ST line. This clock provides timing information for address word. 
All the modules upon decoding the address release the AI line. Any module 
with an address match also asserts AK. When all slaves have decoded the address, 
the AI line will be released. The modules use S_CLK to assert or release these 
lines. When the AI line is released, if AK line is not asserted, then the address is 
unrecognized. 
In an address only transaction, one S_CLK cycle after the AI line goes high, 
addressed modules release AK. When AK goes high the master and other modules 
assert AI. The master also releases the BB line indicating the end of transaction. 
The read transaction, as shown in the figure 7.8 begins as the address only 
transaction. After asserting the address on the AD[] lines, the master releases the 
AD[] and ST lines and waits for the slave to respond with the requested data. When 
the slave is ready it transfers the data to the master using AD[] and ST lines. The 
slave may split the transaction. In such an event the current transaction ends with 
a status termination. 
After transferring the data, the slave releases AK. It is followed by all other 
modules asserting AI. Once the master detects release of the AK line, it also releases 
bus busy BB line, signifying the end of the current transaction. 
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A write transaction, in Figure 7.9, begins in the same manner as the read trans­
action. However, the master continues with the data words after sending address 
with the source clock on the ST line. The transaction ends with the release of AK. 
the assertion of AI and the release of BB. 
Figure 7.10 illustrates a read transaction terminating with a status condition. 
Any of the events in the status word can cause such a termination. This is denoted 
by the assertion of AI before the release of AK. The slave(s) places its status word 
on the AD[] lines and then releases AK. When the AK line is released, the master 
reads the status word and ends the transaction by releasing BB. 
Figure 7.11 shows a typical cache transaction. The transaction illustrated here 
is the read shared transaction without intervention. A cache transaction is different 
from all the previous basic transactions. It begins the same way as a normal read, 
putting the address on the AD[] lines at the end of the arbitration and waiting for 
the response from the slave. A slave sends the address up to the module for address 
match. Depending on the match, it may or may assert AK. In addition to finishing 
the address recognition process, every slave has to make sure that the cache data 
buffer in the ABITJ is ready to access the data before it may release the AI. All other 
actions are similar to the basic read transaction. 
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CHAPTER 8. CACHE COHERENCE 
Any tightly coupled shared memory architecture employs cache memories. They 
reduce the average memory access time and keep a fast processor fed with the instruc­
tions and data. Caches reduce traffic on the bus by keeping a copy of the memory 
contents and making it available locally. The third advantage of the cache is, that it 
increases the efficiency of the bus by transforming processor word access into efficient 
block access. 
The presence of private caches on multiple boards gives rise to multiple copies of 
the same memory block in the system. For correct operation it is important that all 
the copies contain the most recent data. The cache coherency protocol specified here 
ensures that all copies in the system are coherent and show the data most recently 
written. It requires all caches to snoop on the bus and monitor all the cache coherent 
transactions. The MOESI state model, being the superset of most other models, is 
followed by this protocol. The coherency commands are designed to support both 
copy-back and write-through policies. 
State Model And State Changes 
The MOESI model, originally developed by the IEEE Futurebus, is adopted in 
this protocol. Though supporting the MOESI model the state changes are described 
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for both MOESI and MESI models for clarity. The MESI state model, as defined by 
the IEEE Futurebus + , is same as the MOESI model without the Owned state. In 
the MESI model a cache copy with shared attribute is always consistent with main 
memory content. 
The five states, as shown in the Figure 8.1, represent the validity, exclusiveness 
and the ownership of the cache block. Data in the shared memory is either valid 
or invalid. The main memory modules do not need to keep track of the validity of 
the data that resides in it. That responsibility lies with the caches one level up in 
the memory hierarchy. A copy in the cache is exclusive if there is no other cache 
copy in the system. If multiple copies of the data exist, then it is considered shared. 
Exclusive data must match the data in the main memory. When there is only one 
copy in the system but the data is modified, i.e., the copies in the cache and memory 
are not same, then the data is modified. 
When a copy is shared, one cache may take up the responsibility for the accuracy 
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of the data in the copy. This cache is in the state owned. Data in main memory 
may or may not be valid. If the data in the memory is not valid then the owner cache 
either substitutes for main memory in the transaction or it updates main memory 
correctly. Figures 8.2 to 8.6 illustrate the state changes which are possible from each 
of the attributes for MESI and MOESI state models. 
Cache Transactions 
Read miss process 
During a read process, if the requested data is present in the cache with the 
attribute of shared unmodified, exclusive unmodified, owned, or exclusive modified, 
it is considered a read hit and the data is forwarded to the processor without a bus 
transaction. 
If the location is invalid or not present in the cache, the cache arbitrates for 
the bus and issues a read shared transaction to read the data from memory. If the 
transaction is completed without any other cache asserting FL, the cache line gets 
the exclusive unmodified attribute; otherwise it gets the shared unmodified attribute. 
If a cache observes a read shared transaction for a line it is waiting for it may snarf 
the transaction and assert the FL line. 
Write miss process 
When a processor issues a write, if the cache block is in the exclusive unmodified 
or exclusive modified state, it is considered a write hit and the processor may write the 
data without generating a bus transaction. A cache block with any other attribute, 
even if valid, generates a write miss. In such a case, the cache arbitrates for the bus 
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and issues a transaction depending on the state of the block. 
If the block is in a shared unmodified or owned state, a copy back cache would 
issue an address only invalidate transaction. Any other cache can delay the invalida­
tion by sending SR status back. A write-through cache would issue a write-through 
command. If the block in the cache is invalid, a copy-back cache generates a read 
modified transaction. .At the end of the transaction, all other copies of cache are 
invalid. Any cache may delay the invalidation by asserting FL during the read mod­
ified transaction. A delayed read modified transaction puts the cache copy in the 
shared state and requires an invalidate action before it can be written into. 
While the cache is waiting for the bus, it may snarf a shareable transaction. This 
will allow the cache to use an address only invalidate transaction instead of a read 
modified transaction. 
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Write-through 
A write-through transaction can be used by any cache wanting to update the 
main memory without flushing the local copy. In case of a miss, a write-through 
write allocate cache would need to read the block from the memory and then issue a 
write-through command. Any other cache may snarf the write-through transaction. 
Copyback process 
A copy-back transaction is used by a copyback cache only. When a copyback 
cache needs to flush a modified block, it generates a copy-back transaction. The 
cache issuing the transaction does not keep a copy. Other caches in the system may 
snarf this transaction. 
While waiting to become master of the bus. another cache may request a copy 
of the same block. In such a case, waiting module intervenes and provides the data. 
A MESI cache may then invalidate its cache block without a bus transaction. A 
MOESI cache, now in the owned state, would still need a copy-back transaction. 
Split transactions 
A split transaction is used when the access time of the module is slow compared 
to the bus access time or in some cases to delay invalidations. The decision of whether 
or not to split a transaction is made by either a bystander or a slave. 
The module splitting a read shared or read invalid transactions must respond 
with a shared response transaction. If any other module(s) asserts FL, as detected 
by collision on the FL line, the cache block is tagged shared; otherwise it gets the 
attribute exclusive unmodified. Any bystanding cache may snarf the shared response 
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transaction. The memory must snarf data from shared response transactions. 
A modified response is used to respond to a split read modified, invalid or write 
invalid. A write through response is used by a bridge. It is the responsibility of the 
bridge to make sure that any remote caches are always in the shared state. This may 
be done by asserting FL when a remote cache first reads a cache line which lies on 
the other side of the bridge. When this remote cache modifies the copy, the bridge 
must detect it, read the modified copy and update the main memory. If the remote 
cache opts to update all copies by issuing write- through command, the bridge splits 
the transaction, updates the memory on the other side and then responds with a 
write through response indicating completion of the process. 
The following figures show the status changes caused by cache coherence com­
mands. Abbreviations are explained below. 
Con M means connected response from the memory. 
Con C means connected response from an intervening cache. 
Spl M means current transaction is split by memory. 
Spl C means current transaction is split by an intervening cache. 
Spl I means an invalidate transaction is delayed by a module. 
MM stands for main memory. 
Spl Bridge means a bridge has split the transaction. 
All I means all caches are in the state invalid. 
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CHAPTER 9. RESULTS 
This chapter presents the programming models and the results of simulations. 
The simulations were run to analyze the performance of various arbitration schemes 
and to see the effect of data transfer protocol on the transactions involving caches. 
The source code and input data files for all SLAM simulations are given in the 
appendix. 
Arbitration Protocol Simulation 
The ActiveBus being a common resource, it is possible to have two or more 
devices seeking to access it at the same time. Therefore, some method for ensuring 
mutual exclusion, known as arbitration, is required. The arbitration process is used 
to restrict the ownership of the bus to one device at a time. There are several widely 
known methods used in communication systems, such as token passing, coUision 
detection, time slots, daisy chain and priority arbitration [48]. 
Each of these strategies, on its own, has undesirable characteristics when applied 
to the bus structure. In daisy chaining, the priority of the request depends on the 
module's proximity to the controller, leading to a rigid priority structure. Also, the 
requirement for fault tolerance discourages use of any form of central control. 
The collision detection method needs only one round trip delay to detect the 
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collision. It performs best under lightly loaded conditions, but the access delay 
increases sharply due to repeated collisions under heavily loaded conditions, and 
the system tends to become unstable. Token passing, on the other hand, is least 
sensitive to work load. It has, however, an fixed round trip time delay that provides 
a time delay penalty at low traffic rates. Also, the requirement for token maintenance 
makes token passing more complex to implement. The time slot technique, though 
very simple, is wasteful of bandwidth. 
The priority arbitration method is probably most popular and it is used in many 
of the recent buses, such as the Multibus II, Fastbus, Nubus and the Futurebus+ 
[31, 32, 34, 53]. The primary advantage of this scheme is that it supports dynamic 
priority. The priority of the request is determined by the event generating the request 
and not by the location. This method is also deterministic. The time taken to resolve 
contention is fixed and is independent of the load. This time is the sum of two round 
trip bus delays and a fixed logic delay [53]. By providing separate lines for arbitration, 
most priority arbitration schemes do data transfer and arbitration in parallel, thereby 
minimizing arbitration delay [31, 32, 33, 57]. 
To keep pin efficiency high, ActiveBus architecture utilizes the same signal lines 
for both the arbitration and data transfer protocol. Without the additional lines 
for arbitration, ActiveBus serializes the process of arbitration and data transmission. 
All the arbitration schemes, mentioned previously incur a high overhead in such a 
system. This research presents the Previous Priority First algorithm as an alternative 
to currently used algorithms. It combines colhsion detection and priority arbitration 
to minimize the bus access time without the need for additional bus lines. Collision 
detection provides a quick access in an unsaturated system while priority arbitration 
76 
guarantees the deterministic election of the master in a saturated system. 
The Arbitration process 
The reliability requirement demands that each bus be able to function inde­
pendently. Therefore, the arbitration protocol was developed from a single bus per­
spective. The arbitration process is completed in two stages. In the first stage, a 
requesting module must select a bus to contend for. The primary bus scheme, that 
was used in the simulation is explained here, although no algorithm or scheme is 
specified in the protocol. In the second stage, the acquisition process is initiated to 
gain the mastership. 
Bus selection The primary goal of the bus selection stage is to evenly dis­
tribute the requests among all the buses. By allocating the requests to different 
buses, the number of modules contending for the same bus is reduced. As a result, 
the probabiHty of a collision occurring is reduced, thereby reducing the overhead and 
maximizing the throughput of interconnect. 
The modulo-B primary bus scheme described here was used in the simulation to 
accomplish the above goal [.3, 4]. In the specification the implementation is left open 
to give the designer the flexibility to make complexity vs. performance trade-offs. 
The primary bus scheme that follows makes use of the primary bus (PB) and 
bus distance (BD) concepts. In a system with M modules and B buses, the PB and 
BD for module m and bus b is given by, 
PBm — modulo B 
BD m b  ~ (b + B ~ PBm) modulo B 
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Each module is assigned a primary bus according to the above equation, dividing 
the modules into B groups. The BD is the distance of the selected bus from the 
primary bus of that module. The module begins the selection by first trying to 
access its primary bus. If the primary bus is busy, it checks the other buses for 
availability in the increasing order of the BD and selects the one with the smallest 
BD. 
Control acquisition scheme Once the bus is selected the control acquisition 
process is initiated. The purpose of this process is to make the transmission media 
available to the modules in a quick and fair manner. To achieve quickness, the 
ActiveBus uses a hybrid algorithm which combines collision detection and priority 
arbitration. All the modules competing for the bus start both the collision detection 
and priority arbitration processes as the acquisition is initiated. 
As previously mentioned, the priority arbitration circuit needs two round trip 
bus propagation delay plus logic delay to settle down. Assuming logic and skew delays 
are not more than one round trip delay, the arbitration circuit will take three round 
trip bus propagation delays to determine the new master. If there is no collision the 
hybrid algorithm allows the module to gain ownership after one round trip delay. As 
a result the bus access time is shortened by two round trip delays. Therefore, the 
collision detection part of the algorithm is common to all the schemes discussed here. 
The variations occur in the way fairness is incorporated in the priority arbitration 
part of the algorithm. 
The basic priority arbitration protocol associates a unique priority number with 
each request. A geographical address, sometimes referred to as slot identifier, is 
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Figure 9.1: Priority number 
appended to the priority field to create this unique priority number. When multiple 
modules compete for the bus, only the module with highest priority request wins and 
is allowed to transmit on the bus. This scheme has one major drawback. In a heavily 
loaded system, it is possible that a low priority request may be prevented by other 
higher priority requests from ever gaining access to the bus. a condition known as 
starvation. To keep this possibility to a minimum, many modifications to the basic 
scheme have been proposed. 
Some protocols for example Futurebus-»- [34] employ a round robin field in the 
priority number as shown in the Figure 9.1. Two of the schemes simulated in this 
research employ this approach. In this protocol, once the module has acquired the bus 
it resets its round robin(RR) bit. The module with a reseted RR bit is defeated in any 
subsequent arbitration by any module with a set RR bit, including those with lower 
geographical address. When a module with a reseted RR bit wins a transaction all 
other modules in the same priority class set their RR bit. The two schemes mentioned 
above differ in the maintenance of the RR bit. The simpler of the two schemes uses 
just one RR bit for all the priority levels while the other one has a RR bit for every 
priority level. The other commonly used technique employs a wired-or line. This 
line is asserted by the modules to indicate their desire to own the bus. .A. module 
keeps this line asserted until it wins the arbitration and gets the bus. All the modules 
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asserting the line receive bus ownership sequentially, based on their relative priority. 
No new module is allowed to enter the arbitration during this sequence, thereby 
preventing a single module from continuously winning the arbitration. Multibus-II 
names this line as Bus REQuest (BREQ) [.31] while it is referred to as RQST by 
Nubus [32]. 
The Previous Priority First protocol uses a similar concept in its algorithm 
to incorporate fairness. The state diagram of the algorithm is illustrated in the 
Figure 9.2. This algorithm eliminates the use of a separate wired-or line to keep the 
number of signal lines down. The FL line is used to indicate the presence of fairness 
requests. The analog bus busy(BB) line is a dual purpose line. It indicates beginning 
of arbitration process and also detects the occurrence of collision. A new request can 
not contest for the bus if the BE or FL line is already asserted. 
The fairness mode is implemented by allowing only those modules which lost the 
previous arbitration to enter the next arbitration. This group is further restricted to 
those modules with the same priority as the winner of the last transaction. These 
modules assert the FL line at the end of the transaction indicating their desire to 
enter the next transaction. Other modules may enter the contest only if the FL line 
is not asserted. By preventing the new requests from entering the arbitration the 
existing requests are given first access to the bus. 
All the techniques discussed so far arbitrate between transactions to determine 
the next master. Since this arbitration is done in series with the data transmission, 
it represents the wasted bandwidth of the interconnection. Ideally, it is desired that 
the bandwidth consumed by arbitration be close to zero. The snapshot algorithm 
presented in Figure 9.3 attempts to do so by trying to eliminate the arbitration 
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Figure 9.2: Previous priority first scheme 
between transactions. 
The snapshot scheme utilizes all 32 lines of the datapath. It uses the top 8 lines 
to represent the priority level as shown in Figure 9.4. Each of the remaining lines is 
assigned to a module depending on its slot position. During arbitration the modules 
with the highest priority assert the lines assigned to them. All the modules on the 
bus store the snapshot of these lines. Since in fairness mode the access is sequenced 
according to slot position, the snapshot provides information about the next master. 
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Figure 9.3: Snapshot control acquisition scheme 
As a result, at the end of the current transaction the next master takes over the bus 
without the acquisition process. This cycle is repeated when everyone in the current 
snapshot has received the bus. 
This scheme, though ideal, is very expensive to implement because of the com­
plexity involved in snapshot maintenance. Another drawback of this scheme is that 
it restricts the number of modules on the bus to 24. Therefore, this scheme was 
simulated for the purpose of comparison only. 
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Performance analysis 
To understand the effect of the arbitration process on system performance, the 
overhead involved in the rest of the logical layer protocol (e.g., data transfer, cache 
coherency, ete.) is assumed negligible. All the control/status information generated 
by these protocols is considered part of the data. The performance of the algorithms 
is measured in terms of the following factors: 
• Bus throughput 
• The average bus access time 
• The bus access time at each priority level 
The simulation was done using the SLAM simulation system's event driven simulator 
143]. The following subsections describe the system model and analyze the results of 
the simulation. 
System model A shared-memory multiprocessor architecture an the underly­
ing multiple bus interconnection network is shown in Figure 9.5. This interconnection 
network was simulated to analyze its performance assuming this architecture. The 
number of buses was set to four, supporting 24 processor, memory and I/O modules. 
The architecture employs snooping caches on both processor and memory boards. 
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Figure 9.5: A multiple bus multiprocessor architecture 
The cache on the processor module reduces memory access time and the bus traffic, 
while the cache on the memory module reduces access time in case of a cache miss. 
The resulting bus traffic primarily consists of following three components; small con­
trol packets of 2 word length,ecache traffic of 16 word length and larger 1, 0 packets 
of 256 word length. This memory mapped system utilizes a common, global address 
space. 
The performance of the interconnection depends on three system parameters, 
namely, length and mix of data packets, mix of priority levels, and the request inter-
arrival time. The other parameters, the number of buses and number of modules, 
are assumed fixed, since the primary goal of this paper is to compare the relative 
performance of the various algorithms. These parameters were varied over a wide 
range to represent a general purpose architecture. The notations for data packet mix 
are described in Table 9.1. For example, the notation WlOWl stands for a system 
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Table 9.1: Data Packet Mix 
Notation WlOWl W20W1 W40W1 W10W4 W20W4 W40W4 1 
2W Packets 10% 20% 40% 10% 20% 40% 
18W Packets 89% T9% 59% 86% T6% 56% 
256W Packets 1% 1% ^ 1% 4% 4% 4% 
Table 9.2: Priority mix for 8 priority levels 
Notation level 1 level 2 level 3 level 4 level 5 level 6 1 level 7 level 8 
1% 93% 1% 1% 1% 1% 1% 1 l9o 1% 
5% 65% 5% 5% 5% 5% 5% 5% 5% 
10% 30% 10% 10% 10% 10% 10% i 10% 10% 
where 10% of the packets are of 2W length, 1% of the packets are of 256W length 
and the remaining packets (89%) are of 16W length. Table 9.2 shows the priority 
mix used in the simulation. For example, 1% indicates that the top 7 priority levels 
each had 1% requests and remaining 93% of requests had a priority of 1, 1 being the 
lowest priority. 
The ActiveBus architecture uses two clocks, master clock (M_CLK) and synch 
clock (S-CLK). M-CLK, limited by logic speed alone, is used for data transmission 
and S-CLK, determined by end to end bus propagation delay, is used for arbitration 
and handshaking. From the developed prototype and spice simulations, the end to 
end bus propagation delay for the 24 module system (modules spaced by 2 cm) was 
found to be 4.6 ns. Also, the ultimate goal of this project is to reach a 100 MHz clock 
rate. Therefore, the simulation assumes a clock cycle of 10ns for both clocks. Thus, 
collision detection takes one clock cycle and overlapped priority arbitration would 
take additional two cycles. The interconnect transfers one word per cycle. At 100 
MHz it represents a throughput of 100 MW/sec/bus. 
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Table 9.3: Priority mix for 32 priority levels 
priority level occurances 
1 32 
2 31 
3 30 
31 2 
32 1 
Total 528 
The request arrival process for the entire system is modeled as a poisson process 
with inter-arrival rates of 50, 80, 100 and 150 nsec. The 50 ns represents a heavily 
loaded system and 150ns, at the other extreme, represents a lightly loaded system. To 
simplify the simulation model, each processor was permitted to have one outstanding 
request at a time. A processor could thus generate its next request only after the 
previous one has been serviced. As seen in the results section, the load in the system 
reduces sharply as the inter-arrival time is increased from 50 ns. 
Simulation results Statistics was collected for average bus access time, bus 
throughput and bus access delay at each priority level. The notations and terminology 
used for various algorithms are explained below. 
Priority is the basic priority algorithm. Arbitration does not incorporate any fair­
ness mechanism. 
Onebit algorithm uses just one round robin bit for all priority levels. 
Multibit algorithm provides a round robin bit for every priority level. 
•500 
g '000 
>. 
•a 
O) 
3 500 
tx 
0 -
5 0 
PrevPrio denotes the previous priority first algorithm. 
Snapshot denotes the snapshot scheme. 
Preempt algorithm allows the higher priority request to preempt a lower priority 
snapshot. If a request decides to preempt a snapshot, it waits till that bus 
becomes available at the end of current transaction. 
Pureprio algorithm is not a hybrid algorithm. It does not include coUision detect. 
Pureprio is otherwise basic priority algorithm and is simulated for comparison. 
Figure 9.6 shows the bus access delay for previous priority algorithm for various 
request inter-arrival times. As seen in the figure the access delay drops very sharply 
as the inter-arrival time is increased. The delay when the bus is heavily loaded 
depends upon the average packet length. It is highest for wlOw4 data mix and lowest 
for w40wl data mix. As the load is reduced the delay flattens out to 10ns, the time 
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Figure 9.6: Bus access delav vs.  inter-arrival t ime 
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Table 9.4: Bus throughput for 32 levels of priority 
Inter-arrival time: 50ns 
wlOwl wl0w4 w20wl w20w4 w40w 1 w40w4 
scheme MW/sec MW /sec MW/sec MW/sec MW/sec MW / sec 
priority 80.89 86.95 76.11 86.09 63.14 82.25 
multibit 80.90 86.97 76.10 85.96 63.10 82.20 
one bit 80.91 86.95 76.13 85^9 63.14 82.25 
prevprio 81.16 87.40 76.23 86.40 63.15 82.59 
snapshot 81.74 88.74 76.46 87.66 63.43 83.34 
preempt 81.47 88.04 76.37 86.93 6&13 82.81 
pureprio 80.23 86.34 75.73 85.21 63.06 81.55 
Inter-arrival time: 80ns 
wlOwl wlOw4 w20wl w20w4 w40wl w40w4 
scheme MW/sec MW/sec M W / sec MW / sec MW / sec MW /sec 
priority .55.2 75.01 50.30 70.76 40.98 62.01 
32 bit 55.02 75.00 50.30 70.73 40.98 62.02 
one bit •55.02 75.00 50.30 70.74 40.98 62.03 
prevprio .55.02 75.03 50.30 70.77 40.98 62.01 
snapshot .55.02 75.13 50.30 70.81 40.99 62.04 
preempt 55.02 75.00 50.30 70.83 40.98 62.01 
pureprio .55.02 74.90 50.30 70.72 40.98 61.96 
required to detect the collision. For this reason, all the results presented are for a 
heavily loaded bus. 
Note also that the actual measured inter-arrival time for this closed loop system 
varies from 5.5ns for w40vvl to 75ns for wl0w4, for the specified inter-arrival time 
of 50ns. The measured rate is higher because at times all the modules are either 
being serviced or waiting for the bus to become available. The file statistics show 
the maximum number of waiting requests to be 20, supporting the above theory. 
Therefore, a system is fully/heavily loaded when the specified inter-arrival time is 
50ns. 
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Table 9.5: Average bus access time 
inter-arrival time: 50ns, 32 priority levels 
wlOwl wl0w4 w20wl w20w4 w40wl w40w4 
scheme nsec nsec nsec nsec nsec nsec 
priority 590 1272 .369 1112 136 766 
multibit 58T 1269 370 1109 136 766 
onebit 589 1273 370 1116 135 765 
prevprio 564 1253 352 1098 131 758 
snapshot 514 1207 323 1042 125 712 
preempt 556 1244 359 1085 170 T68 
pureprio 654 1293 432 1149 168 811 
Bus throughput as represented here is simply the total bandwidth available for 
actual data transfer per bus. Table 9.4 shows the bandwidth available for a system 
with inter-arrival times of 50ns and 80ns. Thirty two priority levels were used. The 
bus throughput for a priority mix of 1%, 5% and 10% is about the same, hence not 
shown here. As seen in Table 9.4, all the algorithms simulated show comparable 
performance from a throughput point of view. The difference, as described later, is 
in the bus latency. The active backplane employed allows the arbitration to settle in 
a short time. As a result, bandwidth loss due to arbitration is about the same for 
various algorithms. 
The average bus access time is the most important statistic collected because 
it highlights the differences among all the schemes. Table 9.5 presents the average 
access time for a system with an inter-arrival time of 50ns and 32 priority levels. 
The relative access time variation between different schemes does not change much 
for different inter-arrival times or for different priority mixes. The snapshot scheme 
has the best overall performance followed by the previous priority algorithm. As 
expected, without colHsion detection, the pureprio scheme fairs worst. The priority. 
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TIME32 67.9 67. 9 67 . 3 221 75.1 7 6 .  9  7 2  .  3  
TIME IN 5 3 7.5 539 . 9 590 . 5  556.9 514.2 564 .5 6 5 4  .  5  
3UEUE 
Figure 9.7: Average bus access time at individual priority levels 
multibit and onebit protocols show almost the same access time. The access time for 
previous priority algorithm degrades as the average packet length is reduced, but is 
still comparable with priority and other algorithms incorporating fairness. 
Figure 9.7 shows the bus access delay at individual priority levels. The results 
displayed are for a system with an inter-arrival time of 50ns and data mix of wlOwl. 
The access time reduces as the priority is increased. The snapshot and previous 
priority schemes lower the overall average access time by reducing the delay at low 
priority levels. The corresponding increase in the delay for higher priority levels is 
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Figure 9.8: Maximum access time at individual priority levels 
not very great. Also, as seen in the Figure 9.8 the worse case delay for snapshot and 
previous priority schemes are comparable with the other algorithms at high priorities. 
Note, however, when preemption is allowed as in the preempt scheme, the bus 
access times at high priorities are worst than all other algorithms. The appreciable 
increase in the bus access time was due to the fact that the preempting request does 
not take advantage of the increased availability made possible by the multiple buses. 
When a request preempts an existing snapshot, it has to wait for the same bus to 
become available. It can not arbitrate for other buses even though they might become 
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free in the meantime. 
The simulation results presented in this section show that the previous priority 
scheme provides the best performance at a low complexity. This algorithm can be im­
plemented without any additional bus lines, at the same time keeping the arbitration 
state machine simple. 
Data Transfer Protocol 
A transaction begins with a master transmitting a control word followed by an 
address word and data words. When a slave receives this packet, consisting of control, 
address, and data words, it stores it in the buffer in the ABIU and informs the module 
of incoming data.In such a system it is possible that a new data packet may come in 
before the previous packet is read by the module. 
When two such packets collide in the buffer, the ABIU can either abort the 
transaction by sending a busy signal back or it may delay the handshaking signal 
(releasing AI) till the buffer is cleared and is available for new data. This section 
studies the merits of each action. It is found that the latter option provides a better 
performance when the transaction involves a cache block transfer. 
System model 
The basic architecture is same as in the previous section. It is assumed that out 
of 24 eight are memory modules, the remaining being processor and I/O modules. 
The ABIU unit contains three buffers, one 258 word and two 18 word in size. The 
258 word buffer stores non-cache data of up to 256 words with control and address 
word. An 18 word buffer stores only cache blocks with associated control and address 
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Table 9.6: Average queing delay for busy abort policy 
cache block read time: 400ns 
inter arrival time 40ns 120ns 400ns 
datamix wlOwl w25wl wlOwl w25wl wlOwl w25wl 
queing delay(ns) 1124 959.9 294 216.3 70.6 52^ 
cache block read time: 800ns 
inter arrival time 40ns 120ns 400ns 
Table 9.7: Average queing delay for wait policy 
cache block read time: 400ns 
inter arrival time 40ns 120ns 400ns 
datamix wlOwl w25wl wlOwl w25wl wlOwl w25wl 
queing delay(ns) 1123 957 275 198.3 70.9 49j 
cache block read time: 800ns 
inter arrival time 40ns 120ns 400ns 
datamix wlOwl w25wl wlOwl w25wl wlOwl w25wl 
queing delay(ns) 1096 887^ 275 198.3 70.9 49.2 
words. 
The 258 word buffer takes 80ns to transfer each word onto the module while 
caches are simulated for two different speeds. A faster cache takes 400ns to read the 
cache block from the buffer and the slower cache takes 800ns. The time lost due 
to busy abort is assumed to be 40ns for a non-cache transaction since the address 
checking is done in the ABIU. The penalty for aborting a cache transaction is assumed 
to be 100ns. The penalty is higher since the address needs to traverse up to the 
directory on the module to do address matching. 
Simulation results 
Statistics were generated for a system with 32 priority levels. Table 9.6 shows the 
average queuing delay for all requests when a busy abort policy is used and Table 9.7 
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Table 9.8: Queuing time for non-uniformly distributed memory requests 
Results for busy abort policy 
inter arrival time 40ns 120ns 
datamix wlOwl w25wl wlOwl w25wl 
queuing delay(ns) 1412 1278 651.2 444.1 
Results for wait policy 
inter arrival time 40ns 120ns 
datamix wlOwl w25wl wlOwl w25wl 
queuing delay(ns) 1329 1069 626.6 420.1 
displays the average queuing delay where an ack signal is delayed till the buffer 
becomes empty. In both cases memory requests were distributed uniformly among 
eight modules. As seen, the delay is almost same in either case in a heavily loaded 
system. As the load is reduced, the latter policy shows a slightly better performance. 
When the requests are not uniformly distributed, there is a possibility that it 
may lead to heavy contention for a module, causing hot spots. The following results 
assume that the two boards get 25% each of the total requests generated, simulating 
the above situation. Table 9.8 illustrates that waiting for a buffer to become available 
results in better queuing delays. The cache block read time is assumed to be 800ns. 
Therefore, in the data transfer protocol involving cache transaction, a slave cache 
recognizing the address waits till the cache buffer becomes empty before releasing 
the AI line. 
The simulation also provided statistics about the number of times cache buffers 
were accessed during a time period of 10ns. As seen in the Table 9.9 the second buffer 
is accessed much less frequently than the first one. The use of the second buffer goes 
up only when slow caches are used. The results are similar for a non^ uni form case 
(Table 9.10). For this reason only one cache buffer is recommended in ABIU per bus. 
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Table 9.9: Number of occurrences of cache buffer accesses 
cache block read time: 400ns 
Results for busy abort policy 
Inter arrival time 40ns 120ns 400ns 
datamix wlOwl w25wl wlOwl w25wl wlOwl w25wl 
buffer 1 accesses 11.3000 125000 57198 57500 17427 17517 
buffer 2 accesses 5425 7000 1123 1083 51 71 
Results for wait policy 
Inter arrival time 40ns 120ns 400ns 
datamix wlOwl w25wl wlOwl w25wl wlOwl w25wl 
buffer 1 accesses 11.3024 124905 54980 55350 17191 17.306 
buffer 2 accesses 5437 7037 1002 934 60 60 
cache block read time: 800ns 
Results for busy abort policy 
Inter arrival time 40ns 120ns 400ns 
datamix wlOwl vv25wl wlOwl w25wl wlOwl w25wl 
buffer 1 accesses 102651 111115 53187 53510 17037 17154 
buffer 2 accesses 14956 18996 2795 2777 214 212 
Results for wait policy 
Inter arrival time 40ns 120ns 400ns 
datamix wlOwl w25wl wlOwl w25wl wlOwl w25wl 
buffer 1 accesses 101925 110500 53239 53637 17050 17173 
buffer 2 accesses 14208 17897 2680 2584 201 193 
Table 9.10: Cache buffer accesses for non-uniform memory requests 
cache block read time: 800ns 
Results for busy abort policy 
Inter arrival time 40ns 120ns 
datamix wlOwl w25wl wlOwl w25\vl 
buffer 1 accesses 81242 86073 51257 51291 
buffer 2 accesses 15555 17942 4655 4977 
Results for wait policy 
Inter arrival time 40ns 120ns 
datamix wlOwl w25wl wlOwl w25wl 
buffer 1 accesses 83380 92008 51092 7 51169 
buffer 2 accesses 13581 17109 4305 4499 
95 
CHAPTER 10. SUMMARY 
Multiple-processor architecture provides a simple, cost effective alternative to 
increase the performance of the computer systems. Performance is enhanced either 
by exploiting the parallelism in the task and decreasing its execution time or by 
executing multiple tasks in parallel. As discussed in Chapter 1, either method needs 
a efficient interconnection network to achieve the enhancement. 
There are several issues involved in the design of a multiple processor systems. 
Chapter 2 described many of these issues and points out that current interconnection 
networks do not provide an efficient support for a general purpose tightly coupled, 
shared memory architecture. The problems addressed by this dissertation were iden­
tified and presented in Chapter 3. These include support for cache coherency and 
synchronization, bandwidth limitation, reliability, pin count, scalability and expand­
ability, and capacitive bus loading. 
The ActiveBus - multiple bus, active backplane - interconnection used in this 
research minimized the capacitive loading problem and provided a uniform backplane. 
This interconnection was described in brief in Chapter 4. Chapters 5-8 specified 
various parts of the protocol used between Active Bus Interface Units. 
Chapter 5 described the signalling environment and lists all the signals used in 
the protocol. This protocol implements a new hybrid control acquisition algorithm. 
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The algorithm was explained in detail in Chapter 6. Chapter 7 presented the parallel 
data transfer protocol and Chapter 8 detailed the hardware level support provided 
for the cache consistency schemes. 
Chapter 9 presented the results of the SLAM simulations. Various control ac­
quisition algorithms were simulated to compare their relative performance. Data 
transfer protocol was also simulated to measure the queuing delay incurred. The 
protocols in Chapters 6 & T are the outcome of these simulations. 
The overall contribution of this research is increased interconnection perfor­
mance. The new hybrid control acquisition scheme provides a quick and fair access to 
the bus without the need for additional signal lines. The development of this scheme 
was the primary contribution of this research. 
The multiple bus interconnection has the advantages of higher bandwidth, in­
creased reliability, scalability and expandability. The fault-tolerance was further 
increased by incorporating SEC-DED check bits. The protocol was also developed 
from single bus point of view to add to the reliability. 
The dual clocking scheme with the source synchronous, word serial data transfer 
protocol streams data at a very high rate while keeping the bus lines low. The use 
of S-CLK also eliminated the use of a wired-or filter. The new control acquisition 
scheme along-with the data transfer protocol kept the pin count of the backplane 
low. 
The buffers in the ABIU create two interfaces, one between the ABIUs and the 
other between the ABIU and the module. This two layer approach between the bus 
and the module allows the speed disparity between the bus and the module to be 
bridged. It also moves the synchronization penalty from the common, shared bus to 
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the local, private buffer. 
The protocol has also provided primitives to support cache consistency and syn­
chronization. The cache coherency scheme supports both copy-back as well as write-
through policies. It uses the MOESI state model with snooping caches to keep the 
consistency mechanism transparent. 
Future Directions 
This research project has tried to provide an efficient synchronization support at 
the backplane level. A more detailed study could still improve the synchronization 
process. For example, read broadcast in which a cache controller updates the block 
in the cache upon a read even if the block is marked invalid can eliminate duplicate 
read miss requests [46]. Another alternative to reduce the spin lock overhead is to 
broadcast the value of the lock every time it changes. This could be done by a slave 
memory board. By using the FL line, it is possible to check if the lock is being 
contested by multiple masters. If there is no contest, the broadcast is not necessary. 
The next step to be taken is to specify the interface between the module and 
the ABIU. Once this interface is defined, the complete specification needs to be 
implemented. To achieve the desired speed and integration prototypes will have to 
be designed in 1.2 or lower //m CMOS. Using the timing and delay parameters from 
these prototypes, a more accurate and complete protocol model could be simulated. 
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Q***************************************************************** 
c**************** 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
SUBROUTINE EVENT(I) 
COMMON/SCOMl/ATRIB(100),DD(100).DDL(100),DTNOW,II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(ICQ),SSL(100),TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL,BITS(24,4) 
C 
GO TO (1,2,3,4),I 
1 CALL ARVL 
RETURN 
2 CALL COLSNDTCT 
RETURN 
3 CALL ARB 
RETURN 
4 CALL ENDSV 
RETURN 
END 
Q**************************************************************** 
Q*********** 
Q**************************************************************** 
SUBROUTINE ARVL 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL,BITS(24,4) 
DIMENSION BUS(10) 
DIMENSION A(10) 
C 
A(l) = MODULE(DUMMY) 
IF (A(l).EQ.O) THEN 
NRANK = NFIND(1,NCLNR,9,0,4.0,0.0) 
IF (NRANK.EQ.O) THEN 
CALL SCHDL(1,4.0,A) 
ELSE 
CALL COPY(NRANK,NCLNR,BUS) 
NT = BUS(10) - TNOW +1.1 
DT = NT 
CALL SCHDL(1,DT,A) 
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EMD IF 
ELSE 
A(2) = TMESSAGE(DUMMY) 
A(7) = PRIORI(DUMMY) 
WT = EXP0W(XX(1),1) + 1.0 
DT = NT 
CALL SCHDL(1,DT,A) 
END IF 
IF (ATRIB(l).Eq.O) GO TO 10 
TIME = TNOW - PREVARVL 
CALL CDLCT(TIME,10) 
PREVARVL = TNOW 
C****MARK ARRIVAL TIME FOR CURRENT REQUEST 
ATRIB(3) = TNOW 
C****PRIMARY BUS FOR THE MODULE 
MODLNO = INT(ATRIB(1)) 
NBUSES = XX(3) 
IPRBUS = MOD(MODLNO,NBUSES)+l 
ATRIB(4) = IPRBUS 
IBUS = IPRBUS 
ATRIB(5) = IPRBUS 
PRIORITY = ATRIB(7) 
C****CHECK IF ALL BUSES ARE BUSY 
IF(NNq(5).GT.O) GO TO 20 
C***ALL THE BUSES ARE BUSY. 
ATRIB(6) = 0 
CALL FILEM(10,ATRIB) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).Eq.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(l.,9) 
10 RETURN 
C****FREE BUS AVAILABLE 
C****IF THERE IS ONLY ONE BUS CONTEND FOR IT 
20 IF (NNq(5).GT.l) GO TO 50 
CALL COPY (1,5,BUS) 
IBUS = BUS(l) 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
TP = XX(2) 
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C****CHECK FOR COLLISION 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = IBUS 
WRANK = MFIMD(1,5.1,O.RBUS,0.0) 
CALL RM0VE(NRAM,5,BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1..9) 
RETURN 
50 CONTINUE 
C****SEARCH FOR PRIMARY BUS 
NEXT = MMFE(5) 
60 IF (NEXT.EQ.O) GO TO 80 
CALL C0PY(-NEXT,5,BUS) 
KBUS = INT (BUS (D) 
IF (KBUS.EQ.IPRBUS) GO TO 70 
NEXT = NSUCR(NEXT) 
GO TO 60 
C****PRIMARY BUS IS FREE. 
70 ATRIB(5) = KBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP.ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(KBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = KBUS 
NRANK = NFIND(1.5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL CGLCT(1.,9) 
RETURN 
C****PRIMARY BUS NOT FOUND. SELECT THE BUS WITH LEAST BUS-DISTANCE. 
80 IBUS = NXTBUS(IPRBUS,IBUS) 
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IF (IBUS.EQ.O) THEN 
WRITE(6,90) 
90 FORMAT(5X,"ERROR IN BUS SELECTION") 
END IF 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REHOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
END 
C*************************************************************** 
c 
c*************************************************************** 
C****FUNCTION MODULE DETERMINES THE MODULE # GENERATING REQUEST 
C*************************************************************** 
FUNCTION MODULE(DUMMY) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) .DDL(IOO) ,DTN0W. II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL,BITS(24,4) 
DIMENSION A(10) 
C 
IF (NNQ(12).GT.O) GO TO 10 
MODULE = 0 
RETURN 
10 CALL RM0VE(1,12.A) 
MODULE = A(l) 
RETURN 
END 
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C****************************************************************** 
C 
c****************************************************************** 
C*#**FUWCTION MESSAGE ASSIGNS EACH REQUEST THE LENGTH OF THE 
C****DATA PACKET 
Q****************************************************************** 
FUNCTION TMESSAGE(DUMMY) 
C0MM0N/SC0M1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL,BITS(24,4) 
C 
SAMPLE = UNFRMd. ,1000. ,1) 
C 
C*******'TWO' DECIDES THE PROBABILITY DISTRIBUTION OF TWO WORD 
C*******MESSAGES 
C*******TWO = 100 ==> 10 % MESSAGES ARE TWO WORD LENGTH 
C 
TWO = XX(5) 
TEN = XX(6) 
IF (SAMPLE.LE.TWO) THEN 
TMESSAGE =2.0 
ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.TEN)) THEN 
TMESSAGE =18.0 
ELSE IF (SAMPLE.GT.TEN) THEN 
TMESSAGE = 258.0 
END IF 
RETURN 
END 
c 
Q****************************************************************** 
FUNCTION PRIORT(DUMMY) 
COMMON/SCOML/ATRIBDOO) ,DD(100) ,DDL(100),DTNOW, II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL,BITS(24,4) 
C 
SAMPLE = UNFRMd. ,528. ,2) 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-32) REQUESTS 
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IF (SAMPLE.LE.32.) THEN 
PRIORI = 1. 
ELSE IF ((SAMPLE.GT.32.) 
PRIORI = 2. 
ELSE IF ((SAMPLE.GT.63.) 
PRIORT = 3. 
ELSE IF ((SAMPLE.GT.93.) 
PRIORT = 4. 
ELSE IF ((SAMPLE.GT.122. 
PRIORT = 5. 
ELSE IF ((SAMPLE.GT.150. 
PRIORT = 6. 
ELSE IF ((SAMPLE.GT.177. 
PRIORT = 7. 
ELSE IF ((SAMPLE.GT.203. 
PRIORT = 8. 
ELSE IF ((SAMPLE.GT.228. 
PRIORT = 9. 
ELSE IF ((SAMPLE.GT.252. 
PRIORT = 10. 
ELSE IF ((SAMPLE.GT.275. 
PRIORT =11. 
ELSE IF ((SAMPLE.GT.297. 
PRIORT = 12. 
ELSE IF ((SAMPLE.GT.318. 
PRIORT = 13. 
ELSE IF ((SAMPLE.GT.338. 
PRIORT = 14. 
ELSE IF ((SAMPLE.GT.357. 
PRIORT = 15. 
ELSE IF ((SAMPLE.GT.375. 
PRIORT = 16. 
ELSE IF ((SAMPLE.GT.392. 
PRIORT = 17. 
ELSE IF ((SAMPLE.GT.408. 
PRIORT = 18. 
ELSE IF ((SAMPLE.GT.423. 
PRIORT = 19. 
ELSE IF ((SAMPLE.GT.437. 
PRIORT = 20. 
AMD.(SAMPLE.LE.63.))THEN 
AND.(SAMPLE.LE.93.))THEM 
AND.(SAMPLE.LE.122.))THEN 
•AND.(SAMPLE.LE.150. 
,AND.(SAMPLE.LE.177. 
AND.(SAMPLE.LE.203. 
.AND.(SAMPLE.LE.228. 
.AND.(SAMPLE.LE.252. 
,AND.(SAMPLE.LE.275. 
•AND.(SAMPLE.LE.297. 
•AND.(SAMPLE.LE.318. 
.AND.(SAMPLE.LE.338. 
.AND.(SAMPLE.LE.357, 
•AND.(SAMPLE.LE.375. 
.AND.(SAMPLE.LE.392, 
.AND.(SAMPLE.LE.408. 
.AND.(SAMPLE.LE.423. 
.AND.(SAMPLE.LE.437 
.AND.(SAMPLE.LE.450. 
Ill 
END IF 
IF ((SAMPLE.GT.450 ) AND. (SAMPLE.LE.462.) ) PRIORT = 21 
IF ((SAMPLE.GT.462 ) .AND. (SAMPLE.LE.473.) ) PRIORT = 22 
IF ((SAMPLE.GT.473 ) .AND. (SAMPLE.LE.483.) ) PRIORT = 23 
IF ((SAMPLE.GT.483 ) .AND. (SAMPLE.LE.492.) ) PRIORT = 24 
IF ((SAMPLE.GT.492 ) .AND. (SAMPLE.LE.500.) ) PRIORT = 25 
IF ((SAMPLE.GT.500 ) .AND. (SAMPLE.LE.507.) ) PRIORT = 26 
IF ((SAMPLE.GT.507 ) .AND. (SAMPLE.LE.513.) ) PRIORT = 27 
IF ((SAMPLE.GT.513 ) .AND. (SAMPLE.LE.518.) ) PRIORT = 28 
IF ((SAMPLE.GT.518 ) .AND. (SAMPLE.LE.522.) ) PRIORT = 29 
IF ((SAMPLE.GT.522 ) .AND. (SAMPLE.LE.525.) ) PRIORT = 30 
IF ((SAMPLE.GT.525 ) .AND. (SAMPLE.LE.527.) ) PRIORT = 31 
IF (SAMPLE.GT.527) PRIORI • = 32. 
RETURN 
END 
C***************************************************************** c 
(3******************************************************************C 
C*** Subroutine PRIORT for eight priority levels ****C 
C******************************************************************0 
C FUNCTION PRIORT(DUMMY) 
C COMMON/SCOMl/ATRIBdOO) .DD(IOO) ,DDL(100) ,DTNOW, II ,MFA,MSTOP, 
C INCLNR,NCRDR,NPRNT,NNRUN,NNSET.NTAPE.SS(IOO),SSL(100),TNEXT, 
C 1TNOW,XX(100) 
C COMMON/SAGAR/PREVARVL,BITS(24,4) 
C 
C SAMPLE = UNFRMd. ,1000. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(1-7) REQUESTS 
C 
C ONE = XX(39) 
C TWO = XX(40) 
C THREE = XX(41) 
C FOUR = XX(42) 
C FIVE = XX(43) 
C SIX = XX(44) 
C SEVEN = XX(45) 
C IF (SAMPLE.LE.ONE) THEN 
C PRIORT = 2. 
C ELSE IF ((SAMPLE.GT.ONE).AND.(SAMPLE.LE.TWO))THEN 
112 
C PRIORI = 3. 
C ELSE IF ((SAMPLE.GT.TWO).AMD.(SAMPLE.LE.THREE))THEN 
C PRIORT = 4. 
C ELSE IF ((SAMPLE.GT.THREE).AMD.(SAMPLE.LE.FOUR))THEM 
C PRIORT = 5. 
C ELSE IF ((SAMPLE.GT.FOUR).AMD.(SAMPLE.LE.FIVE))THEN 
C PRIORT = 6. 
C ELSE IF ((SAMPLE.GT.FIVE).AMD.(SAMPLE.LE.SIX))THEM 
C PRIORT = 7. 
C ELSE IF ((SAMPLE.GT.SIX).AMD.(SAMPLE.LE.SEVEM))THEM 
C PRIORT = 8. 
C ELSE 
C PRIORT = 1. 
C END IF 
C RETURN 
C END 
******************************************************* C 
Q***************************************************************  
C***** 
g********************************************v****************** 
FUNCTION NXTBUSdPRBUS.IBUS) 
INTEGER IPRBUS, IBUS 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100).DTNOW,II.MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,S S(100).SSL(100),TNEXT, 
1TMOW,XX(100) 
COMMON/SAGAR/PREVARVL.BITS(24,4) 
DIMENSION B(10) 
C 
IF (NNQ(5).EQ.O) GO TO 70 
NEXT = MMFE(5) 
10 IF (NEXT.EQ.O) GO TO 30 
CALL COPY("NEXT,5,B) 
KBUS = INT(B(1)) 
IF (KBUS.GT.IBUS) GO TO 20 
NEXT = NSUCR(NEXT) 
GO TO 10 
20 IF ((KBUS.GE.IPRBUS).AND.(IBUS.LT.IPRBUS)) GO TO 70 
NXTBUS = KBUS 
RETURN 
70 NXTBUS = 0 
(oiHdi'ananbi) 10100 nvo 
OT + (Z)fllHlV = OIHdl 
(et''ananbi) 10100 nvo 
(s)HiHiv - ftONi = ananbi 
(snai'•T)ioioo nvo 
(sna'ia'^)iaHOS nvo 
(s)aiHiv = la 
aoiAHas io QNa ani ainaaHos****o 
HaiSNVHi viva aHi IHVIS 'Noismoo ON****O 
01 01 00 (T'lo*(snai)bwN)ii 
Noismoo HOi X0aH0****0 
snai = (T)sna 
(T)aiHlV = ONiaOH 
(s)aiHiv = snai 
(^)aiHiv = snaHdi 
0 
(OT)sna Noisuawia 
(OT)a NoisNawia 
(OT)v NOisNawia 
(Ï'  ^2) sua ' lAHVAaHd/HVOVS/NOWHOO 
(OOT)XX'ttOWlT 
'1X3M1'(OOT)ISS'(OCT)SS'adVlN'iaSNM'NAHM'iMHdN'HaHOW'HINONT 
'd0isw'viw'ii'tt0Nia'(00T)iaa'(ooT)aa'(ooT)aiHiv/Twoos/NOWwoo 
loiQMSioo awiinoHans 
****************************************************************0 
*******0 
****************************************************************[) 
0 
****************************************************************Q 
ana 
WHniay 
0 = snaixw os 
MHniaH 
snaM = snaixN 
OS 01 00 (snaydi'ao snax) 
((T)a)iMi = snaH 
(a's'ixaM-)Adoo nvo 
OS 01 00 (snaHdi-iTsnai)ii 
(s)adHw = ixan os 
NHfliaH 
S I T  
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RETURN 
C****COLLISION HAS OCCURED AND DETECTED. REMOVE OTHER COLSNDTCT 
C****EVEWTS FOR THIS BUS. 
10 NEXT = MMFE(IBUS) 
C**** IF NEXT.Eq.O IT IS END OF FILE 
20 IF (NEXT.EQ.O) GO TO 30 
CALL COPY(-NEXT,IBUS,A) 
MODL = A(l) 
IF (MODL.EQ.MODLNO) GO TO 40 
MPEVEN = A(6) 
C****REMOVE THE EVENT FROM THE CALENDER 
IF (MPEVEN.NE.O) CALL RMOVE(-MPEVEN,NCLNR.B) 
40 NEXT = NSUCR(NEXT) 
GO TO 20 
C****SCHEDULE THE ARBITRATION PROCESS 
30 DT = 2*XX(2) 
CALL SCHDL(3,DT,BUS) 
RETURN 
END 
C***************************************************************** 
c 
Q*****************************************************************  
c***** 
c***************************************************************** 
SUBROUTINE ARB 
COMMON/SCOMl/ATRIB(100),DD(100) .DDL(100),DTNOW,II.MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,S S(100).SSL(100).TNEXT. 
ITNOW.XXdOO) 
C0MMGN/SAGAR/PREVARVL.BITS(24,4) 
DIMENSION BUS(10) 
DIMENSION B(10) 
C 
BUS(l) = ATRIB(l) 
IBUS = BUS(l) 
C***DETERMINE THE HIGHEST PRIORITY LEVEL. 
HPRIORITY = 0.0 
N = NNq(IBUS) 
DO 10 1=1,N 
CALL COPYd.IBUS.B) 
IF(B(7).GT.HPRIORITY) HPRI0RITY=B(7) 
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10 CONTINUE 
C****FIND THE HIGHEST PRIORITY REQUEST 
NEXT = MMFE(IBUS) 
40 IF (NEXT.EQ.O) GO TO 20 
NNEXT = NSUCR(NEXT) 
CALL RMOVE(-NEXT,IBUS,B) 
IF(B(7).NE.HPRIORITY) THEN 
B(6) = 0 
CALL FILEM(IO.B) 
ELSE 
MODL = B(L) 
B(8) = BITS(MODL,IBUS) 
CALL FILEM(IBUS,B) 
END IF 
NEXT - NNEXT 
GO TO 40 
20 NRANK = NFINDd,IBUS,8.0,1.0,0.0) 
IF (NRANK.EQ.O) THEN 
CALL RM0VE(1,IBUS,ATRIB) 
DO 50 N = 1,24 
50 BITS(N,IBUS) = 1 
ELSE 
CALL RMOVE(NRANK.IBUS,ATRIB) 
END IF 
C****LOWER PRIORITY REQUESTS WITHDRAW FROM THE CONTENTION 
C****CHECK IF ANY OTHER BUS IS FREE 
NEXTBUS = NXTBUS(IBUS.IBUS) 
IF(NEXTBUS.EQ.O) THEN 
N = NNQ(IBUS) 
IF (N.NE.O)THEN 
DO 80 I = L.N 
CALL RMOVE(L.IBUS.B) 
B(6) = 0 
80 CALL FILEM(IO.B) 
END IF 
GO TO 30 
END IF 
N = NNQ(IO) 
IF (N.NE.O) THEN 
DO 90 I =1,N 
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CALL RMOVECl.lO.B) 
B(5) = NEXTBUS 
B(6) = 0 
IF(I.Eq.l) THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP,B) 
B(6) = MPEVEN 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = NEXTBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
END IF 
90 CALL FILEM(NEXTBUS,B) 
END IF 
M = NNq(IBUS) 
IF (M.NE.0)THEN 
DO 100 1=1,M 
CALL RM0VE(1,IBUS,B) 
B(5) = NEXTBUS 
B(6) = 0 
IF(I.Eq.l.AND.N.EQ.O)THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP.B) 
B(6) = MPEVEN 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = NEXTBUS 
NRANK = NFIND(1,5.1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
END IF 
100 CALL FILEM(NEXTBUS,B) 
END IF 
C****SCHEDULE ENDSV FOR THE HIGHEST PRIORITY REQUESTS 
30 DT = ATRIB(2) 
CALL FILEM(IBUS,ATRIB) 
BUS(l) = IBUS 
CALL SCHDL(4,DT,BUS) 
CALL COLCT(1.0,IBUS) 
TQUEUE = TNOW - ATRIB(3) 
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CALL C0LCT(TqUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCTdqUEUE, IPRIO) 
RETURN 
END 
C**************************************************************** 
C 
c***************************************************************** 
c***** 
c***************************************************************** 
SUBROUTINE ENDSV 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100).DTNOW,II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN.NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TNOW,XX(100) 
C0MM0N/SAGAR/PREVARVL,BITS(24,4) 
DIMENSION BUS(10) 
DIMENSION B(10) 
C 
BUS(l) = ATRIB(l) 
C****REMOVE THE REQUEST FROM THE FILE 
IBUS = BUS(l) 
CALL RMOVEd.IBUS.ATRIB) 
MGDL = ATRIB(l) 
BITS(MODL,IBUS) = 0 
C****COLLECT STAT ON TIME IN SYSTEM 
TSYS = TNOW - ATRIB(3) 
CALL C0LCT(TSYS.5) 
C****TOTAL DATA TRANSFERED BY EACH BUS SO FAR IS CALCULATED HERE 
IF(IBUS.EQ.l) XX(31) = XX(3l)+ATRIB(2) 
IF(IBUS.Eq.2) XX(32)= XX(32)+ATRIB(2) 
IF(IBUS.Eq.3) XX(33)= XX(33)+ATRIB(2) 
IF(IBUS.Eq.4) XX(34)= XX(34)+ATRIB(2) 
CALL FILEM(5,BUS) 
B(l) = ATRIB(l) 
CALL FILEM(12,B) 
C***ANY REqUEST WAITING FOR THE CYCLE TO FINISH 
N = NNq(lO) 
IF (N.Eq.O) GO TO 20 
DO 30 J=1.N 
CALL RMOVE(1,10,ATRIB) 
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ATRIB(5) = IBUS 
CALL FILEM(IBUS,ATRIB) 
30 CONTINUE 
C***START SERVICING THESE REQUESTS 
CALL RMOVEd.IBUS.ATRIB) 
MPEVEN = MFA 
C**TP INCLUDES ONE DELAY FOR BBSY LINE TRANSITION 
TP = 2*XX(2) 
CALL SCHDL(2.TP.ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS.ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = IBUS 
NRANK = NFIND(1.5.1.0,RBUS,0.0) 
CALL RM0VE(NRANK.5.BUS) 
RETURN 
C***IF NO REQUEST WAITING PLACE THE BUS IN FILE 5 
20 CALL C0LCT(1.,6) 
RETURN 
END 
************************* 
C 
c*************************************************************** 
c********** 
c*************************************************************** 
SUBROUTINE INTLC 
COMMON/SCOMl/ATRIB(100).DD(100).DDL(100).DTNOW.II.MFA.MSTOP. 
INCLNR.NCRDR.NPRNT.NNRUN.NNSET.NTAPË.SS(100),SSL(100).TNEXT. 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL.BITS(24.4) 
DIMENSION BUS(10) 
C 
TIME = XX(1)*10 
WRITE (6,20) TIME 
20 F0RMAT(5X,"INTER ARRIVAL TIME = ",F6.1," nS") 
PROPTIME = XX(2) * 10 
WRITE (6,21) PROPTIME 
21 FORMAT(5X."TW0_WAY PROPAGATION DELAY TIME = ",F5.1," nS") 
NBUSES = XX(3) 
WRITE (6,22) NBUSES 
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22 FORMAT(5X,"NUMBER OF PARALLEL BUSES = ",12) 
NMODULES = XX(4) 
WRITE (6,23) NMODULES 
23 FORMAT(5X,"NUMBER OF MODULES IN THE SYSTEM = ",13) 
TWOWRD = XX(5)/10 
WRITE (6,24) TWOWRD 
24 F0RMAT(5X,"TW0 BYTE WORD REQUESTS = ",F5.1," '/.") 
TENWRD = (XX(6)-XX(5))/10 
WRITE (6,25) TENWRD 
25 F0RMAT(5X,"TEN BYTE WORD REQUESTS = ",F5.1," %") 
ONEKWRD = (1000-XX(6))/10 
WRITE (6,26) ONEKWRD 
26 FORMAT(5X,"ONE K.BYTE WORD REQUESTS = ",F5.1," %") 
C***PLACE ALL THE BUSES IN THE FILE 5 
N = XX(3) 
DO 10 J=1,N 
BUS(l) = J 
10 CALL FILEM(5,BUS) 
C****PLACE ALL THE MODULES RANDOMLY IN FILE 12. 
L = XX(46) 
DO 40 I = 1,L 
N = XX(4) 
DO 30 J=1.N 
K = J+6 
BUS(l) = XX(K)+(I-1)*24 
30 CALL FILEM(12,BUS) 
40 CONTINUE 
C***»INITIALIZE THE BITS ARRAY 
DO 50 1=1,24 
BITS(I,1) = 1 
BITS(I,2) = 1 
BITS(I,3) = 1 
50 BITS(I,4) = 1 
C****SCHEDULE THE FIRST ARRIVAL 
BUS(l) = MODULE(DUMMY) 
BUS(2) = TMESSAGE(DUMMY) 
BUS(7) = PRIORT(DUMMY) 
CALL SCHDL(1,0.0,BUS) 
C***SCHEDULE FIRST ARRIVAL EVENT 
RETURN 
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END 
C************************************************************* 
c 
c************************************************************** 
SUBROUTINE OTPUT 
C0MMON/SCOMl/ATRIB(lOO).DD(IOO),DDL(100).DTNOW,II.MFA.MSTOP, 
INCLNR,NCRDR,NPRWT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
C0MM0N/SAGAR/PREVARVL,BITS(24,4) 
C 
C**CALCULATE THE TOTAL DATA TRANSFERED BY EACH BUS 
WRITE(6.10)XX(31) 
10 F0RMAT(5X,"DATA TRANSFERED BY BUS 1 : ",F11.1," BYTES") 
WRITE(6.11)XX(32) 
11 FORMAT(5X,"DATA TRANSFERED BY BUS 2 : ".Fll.l," BYTES") 
WRITE(6.12)XX(33) 
12 FORMAT(5X,"DATA TRANSFERED BY BUS 3 : Fll.l," BYTES") 
WRITE(6,13)XX(34) 
13 F0RMAT(5X,"DATA TRANSFERED BY BUS 4 : ",Fll.l." BYTES") 
RETURN 
END 
C***************************************************************  
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Multibit.f 
***************************************************************** 
***************************************************************** 
***** ***** 
***** File: /users/fs2/grads/keiikare/diss/p32bit.f \fi:b32p8.f***** 
***** ***** 
***** Author: S. W. Kenkare ***** 
***** ***** 
***** Simulation program listing for control acquisition ***** 
***** scheme of MULTIBIT. ***** 
***** ***** 
***************************************************************** 
***************************************************************** 
Q**************************************************************** 
DIMENSION NSET(50000) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100),DTNOW, II .MFA.MSTOP, 
INCLNR,NCRDR.NPRNT.NNRUN.NNSET,NTAPE,SSdOO) .SSL(IOO) .TNEXT, 
ITNGW.XXdOO) 
COMMON/SAGAR/PREVARVL.BITS(24.4.32) 
Q**************************************************************** 
COMMON QSET(50000) 
EQUIVALENCE (NSET(l) .QSETd) ) 
NNSET=50000 
NCRDR=5 
NPRNT=6 
NTAPE=7 
CALL SLAM 
STOP 
END 
C****************************************************************  
C**************** 
c**************************************************************** 
SUBROUTINE EVENT(I) 
COMMON/SCOMl/ATRIBdOO) ,DD(lOO) ,DDL(100),DTNOW, II,MFA,MSTOP, 
INCLNR,NCRDR.NPRNT.NNRUN.NNSET.NTAPE.SS(100).SSL(100).TNEXT. 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL.BITS(24.4.32) 
C 
GO TO (1.2,3,4),I 
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1 CALL ARVL 
RETURN 
2 CALL COLSNDTCT 
RETURN 
3 CALL ARB 
RETURN 
4 CALL ENDSV 
RETURN 
END 
C******************************************************************  
C***********  
c****************************************************************** 
SUBROUTINE ARVL 
CQMMON/SCOMl/ATRIBdOO) ,DD(100). ,DDL(100) .DTNOW, II ,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET.NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
CQMMON/SAGAR/PREVARVL.BITS(24,4,32) 
DIMENSION BUS(10) 
DIMENSION A(10) 
C 
A(l) = MODULE(DUMMY) 
IF (A(l).EQ.O) THEN 
NRANK = NFIND(1.NCLNR,9.0,4.0,0.0) 
IF (NRANK.Eq.O) THEN 
CALL SCHDL(1,4.0,A) 
ELSE 
CALL COPY(NRANK,NCLNR,BUS) 
NT = BUS(10) - TNOW +1.1 
DT = NT 
CALL SCHDL(1,DT,A) 
END IF 
ELSE 
A(2) = TMESSAGE(DUMMY) 
A(7) = PRIORT(DUMMY) 
NT = EXP0N(XX(1),1) + 1.0 
DT = NT 
CALL SCHDLd.DT.A) 
END IF 
IF (ATRIB(l).EQ.O) GO TO 10 
TIME = TNOW - PREVARVL 
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CALL C0LCT(TIME,10) 
PREVARVL = TNOW 
C****MARK ARRIVAL TIME FOR CURRENT REQUEST 
ATRIB(3) = TNOW 
C*#**PRIMARY BUS FOR THE MODULE 
MODLNO = INT(ATRIB(1)) 
NBUSES = XX(3) 
IPRBUS = MOD(MODLNO,NBUSES)+1 
ATRIB(4) = IPRBUS 
IBUS = IPRBUS 
ATRIB(5) = IPRBUS 
PRIORITY = ATRIB(7) 
C****CHECK IF ALL BUSES ARE BUSY 
IF(NNQ(5).GT.O) GO TO 20 
C***ALL THE BUSES ARE BUSY. 
ATRIB(6) = 0 
CALL FILEM(10,ATRIB) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1..7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
10 RETURN 
C****FREE BUS AVAILABLE 
C****IF THERE IS ONLY ONE BUS CONTEND FOR IT 
20 IF (NNQ(5).GT.l) GO TO 50 
CALL COPY (1,5,BUS) 
IBUS = BUS(l) 
ATRIB(5) = IBUS 
C***»POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
TP = XX(2) 
C****CHECK FOR COLLISION 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEH(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = IBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5.BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1..7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
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IF (ATRIB(2).Eq.258.0) CALL C0LCT(1.,9) 
RETURN 
50 CONTINUE 
C****SEARCH FOR PRIMARY BUS 
NEXT = MMFE(5) 
60 IF (NEXT.EQ.O) GO TO 80 
CALL COPY(-NEXT,5,BUS) 
KBUS = INT (BUS (D) 
IF (KBUS.EQ.IPRBUS) GO TO 70 
NEXT = NSUCR(NEXT) 
GO TO 60 
C****PRIMARY BUS IS FREE. 
70 ATRIB(5) = KBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP.ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(KBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = KBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).Eq.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).Eq.258.0) CALL C0LCT(1.,9) 
RETURN 
C****PRIMARY BUS NOT FOUND. SELECT THE BUS WITH LEAST BUS-DISTANCE. 
80 IBUS = NXTBUSdPRBUS.IBUS) 
IF (IBUS.Eq.O) THEN 
WRITE(6,90) 
90 FORMAT(5X,"ERROR IN BUS SELECTION") 
END IF 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP.ATRIB) 
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ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
MRAMK = NFIWD(1,5,1,0,RBUS.0.0) 
CALL RM0VE(WRANK,5.BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(l..9) 
RETURN 
END 
c 
C****FUNCTION MODULE DETERMINES THE MODULE # GENERATING REQUEST 
C**************************************************************** 
FUNCTION MODULE(DUMMY) 
COMMDN/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA.MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL,BITS(24,4,32) 
DIMENSION A(10) 
C 
IF (NNQ(12).GT.O) GO TO 10 
MODULE = 0 
RETURN 
10 CALL RM0VE(1,12,A) 
MODULE = A(l) 
RETURN 
END 
C 
c***************************************************************** 
C****FUNCTION MESSAGE ASSIGNS EACH REQUEST THE LENGTH OF THE 
C****DATA PACKET 
C*****************************************************************  
FUNCTION TMESSAGE(DUMMY) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR.NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT. 
ITNOW.XXdOO) 
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COMMON/SAGAR/PREVARVL,BITS(24,4,32) 
C 
SAMPLE = UNFRMD. ,1000. ,1) 
C 
C*******'TWO' DECIDES THE PROBABILITY DISTRIBUTION OF TWO WORD 
C*******MESSAGES 
C*******TWO = 100 ==> 10 % MESSAGES ARE TWO WORD LENGTH 
C 
TWO = XX(5) 
TEN = XX(6) 
IF (SAMPLE.LE.TWO) THEN 
TMESSAGE =2.0 
ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.TEN)) THEN 
TMESSAGE =18.0 
ELSE IF (SAMPLE.GT.TEN) THEN 
TMESSAGE = 258.0 
END IF 
RETURN 
END 
c 
c***************************************************************** 
FUNCTION PRIORT(DUMMY) 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(IOO),DTNOW,II,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT.NNRUN,NNSET,NTAPE,SS(100).SSL(100),TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL,BITS(24,4,32) 
C 
SAMPLE = UNFRMd. ,528. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-7) REQUESTS 
C 
IF (SAMPLE.LE.32.) THEN 
PRIORT = 1. 
ELSE IF ((SAMPLE.GT.32.).AND.(SAMPLE.LE.63.))THEN 
PRIORT = 2. 
ELSE IF ((SAMPLE.GT.63.).AND.(SAMPLE.LE.93.))THEN 
PRIORT = 3. 
ELSE IF ((SAMPLE.GT.93.).AND.(SAMPLE.LE.122.))THEN 
PRIORT = 4. 
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ELSE IF ((SAMPLE.GT.122. 
PRIORT = 5. 
ELSE IF ((SAMPLE.GT.150. 
PRIORT = 6. 
ELSE IF ((SAMPLE.GT.177. 
PRIORT = 7. 
ELSE IF ((SAMPLE.GT.203. 
PRIORT = 8. 
ELSE IF ((SAMPLE.GT.228. 
PRIORT = 9. 
ELSE IF ((SAMPLE.GT.252. 
PRIORT = 10. 
ELSE IF ((SAMPLE.GT.275. 
PRIORT =11. 
ELSE IF ((SAMPLE.GT.297. 
PRIORT = 12. 
ELSE IF ((SAMPLE.GT.318. 
PRIORT = 13. 
ELSE IF ((SAMPLE.GT.338. 
PRIORT = 14. 
ELSE IF ((SAMPLE.GT.357. 
PRIORT = 15. 
ELSE IF ((SAMPLE.GT.375. 
PRIORT = 16. 
ELSE IF ((SAMPLE.GT.392. 
PRIORT = 17. 
ELSE IF ((SAMPLE.GT.408. 
PRIORT = 18. 
ELSE IF ((SAMPLE.GT.423. 
PRIORT = 19. 
ELSE IF ((SAMPLE.GT.437. 
PRIORT = 20. 
END IF 
IF ((SAMPLE.GT.450.).AND 
IF ((SAMPLE.GT.462.).AND 
IF ((SAMPLE.GT.473.).AND 
IF ((SAMPLE.GT.483.).AND 
IF ((SAMPLE.GT.492.).AND 
IF ((SAMPLE.GT.500.).AND 
IF ((SAMPLE.GT.507.).AND 
, AND.(SAMPLE.LE.150. 
AND.(SAMPLE.LE.177. 
.AND.(SAMPLE.LE.203. 
,AND.(SAMPLE.LE.228. 
AND.(SAMPLE.LE.252. 
, AND.(SAMPLE.LE.275. 
,AND.(SAMPLE.LE.297. 
,AND.(SAMPLE.LE.318. 
,AND.(SAMPLE.LE.338. 
•AND.(SAMPLE.LE.357. 
.AND.(SAMPLE.LE.375. 
.AND.(SAMPLE.LE.392. 
•AND.(SAMPLE.LE.408. 
•AND.(SAMPLE.LE.423. 
•AND.(SAMPLE.LE.437. 
.AND.(SAMPLE.LE.450. 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
THEN 
(SAMPLE, 
(SAMPLE, 
(SAMPLE, 
(SAMPLE, 
(SAMPLE, 
(SAMPLE, 
(SAMPLE, 
LE.462 
LE.473 
LE.483 
LE.492 
LE.500 
LE.507 
LE.513 
)) PRIORT 
)) PRIORT 
)) PRIORT 
)) PRIORT 
)) PRIORT 
)) PRIORT 
)) PRIORT 
2 1 .  
2 2 .  
23. 
24. 
25. 
2 6 .  
27. 
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IF ((SAMPLE.GT.513.).AND.(SAMPLE.LE.518.)) PRIORT = 28. 
IF ((SAMPLE.GT.518.).AND.(SAMPLE.LE.522.)) PRIORT = 29. 
IF ((SAMPLE.GT.522.).AND.(SAMPLE.LE.525.)) PRIORT = 30. 
IF ((SAMPLE.GT.525.).AND.(SAMPLE.LE.527.)) PRIORT = 31. 
IF (SAMPLE.GT.527) PRIORT = 32. 
RETURN 
END 
C***************************************************************** c 
C***** FUNCTION PRIORT FOR EIGHT PRIORITY LEVELS 
C FUNCTION PRIORT(DUMMY) 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT.NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
C COMMON/SAGAR/PREVARVL,BITS(24,4,32) 
C 
C SAMPLE = UNFRMd. ,1000. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-7) REQUESTS 
C 
C ONE = XX(39) 
C TWO = XX(40) 
C THREE = XX(41) 
C FOUR = XX(42) 
C FIVE = XX(43) 
C SIX = XX(44) 
C SEVEN = XX(45) 
C IF (SAMPLE.LE.ONE) THEN 
C PRIORT = 2. 
C ELSE IF ((SAMPLE.GT.ONE).AND.(SAMPLE.LE.TWO))THEN 
C PRIORT = 3. 
C ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.THREE))THEN 
C PRIORT = 4. 
C ELSE IF ((SAMPLE.GT.THREE).AND.(SAMPLE.LE.FOUR))THEN 
C PRIORT = 5. 
C ELSE IF ((SAMPLE.GT.FOUR).AND.(SAMPLE.LE.FIVE))THEN 
C PRIORT =6. 
C ELSE IF ((SAMPLE.GT.FIVE).AND.(SAMPLE.LE.SIX))THEN 
C PRIORT = 7. 
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C ELSE IF ((SAMPLE.GT.SIX).AMD.(SAMPLE.LE.SEVEN))THEN 
C PRIORI = 8. 
C ELSE 
C PRIORI = 1. 
C END IF 
C RETURN 
C END 
C***************************************************************** c 
c**************************************************************** 
c***** 
FUNCTION NXTBUSdPRBUS.IBUS) 
INTEGER IPRBUS, IBUS 
COMMON/SCDMl/ATRIB(100),DD(100).DDL(100),DTNOW,II.MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NMRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL.BITS(24,4,32) 
DIMENSION B(10) 
C 
IF (NNq(5).EQ.O) GO TO 70 
NEXT = MMFE(5) 
10 IF (NEXT.EQ.O) GO TO 30 
CALL C0PY(-NEXT,5,B) 
KBUS = INT(B(1)) 
IF (KBUS.GT.IBUS) GO TO 20 
NEXT = NSUCR(NEXT) 
GO TO 10 
20 IF ((KBUS.GE.IPRBUS).AND.(IBUS.LT.IPRBUS)) GO TO 70 
NXTBUS = KBUS 
RETURN 
70 NXTBUS = 0 
RETURN 
30 NEXT = MMFE(5) 
IF(IBUS.LT.IPRBUS) GO TO 50 
CALL COPY(-NEXT,5,B) 
KBUS = INT(B(1)) 
IF (KBUS.GE.IPRBUS) GO TO 50 
NXTBUS = KBUS 
RETURN 
50 NXTBUS = 0 
OÏR 01 OD (omaowtis'iaow) n 
(T)V = laOH 
(v'snai'ixHw-)AdOD nvD 
oe 01 00 (o'ùa'iXHN) n oz 
aiij io anH si ii o'bs'ixaw ai ****o 
(snai)ajww = ixam OT 
"sna siHi HOJ sirjaAa****D 
IDIAWSIOD HaHio aAowan 'aaioaiaa QNV aannooo SVH Noismoo****o 
NHniaH 
(oiHdi'ananbDiDiOD nvo 
OT + (2.)aiHlV = OIHdl 
(s^'ananùDioioD nvo 
(e)aiHiv - HONi = ananbi 
(SNSI' T)1D100 TTVO 
(sna'ia't)iQHOS nvo 
(2)aiHiv = la 
aoiAHas jo awa ani ainaaHDS****D 
HaiswvHi viva aHi mis 'Noismoo ON****D 
OT 01 00 (T'io-(snai)bM)jïi 
NOISmOD HOi M0aHD****0 
snai = (T)sna 
(T)aiHiv = omaow 
(9)aiHiv = snai 
(^)aiHiv = snaHdi 
0 
(OT)sna Noisnawia 
(OT)a NoiSNawia 
(0T)v woisiîawia 
(CE't'tZ) sua ' lAHVAaHd/HVOVS/NOWWOD 
(OOT)XX'HONIT 
'ixam' (OOT)ISS' (OOT)SS'adVUa'iaSNM'NnHMW'lMdM'HaHOW'HMlDnT 
'd01SW'ViW'll'tt0Wia'(00T)iaa'(OOT)aa'(OOT)aiHlV/THODS/NOHWOD 
loiawsioD aminoyans 
*******0 
****************************************************************0 
0 
****************************************************************0 
awa 
MHniaH 
OST 
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MPEVEN = A(6) 
C****REMOVE THE EVENT FROM THE CALENDER 
IF (MPEVEN.NE.0) CALL RMOVE(-MPEVEN,NCLNR.B) 
40 NEXT = NSUCR(NEXT) 
GO TO 20 
C****SCHEDULE THE ARBITRATION PROCESS 
30 DT = 2*XX(2) 
CALL SCHDL(3,DT,BUS) 
RETURN 
END 
C 
c***************************************************************** 
c***** 
c***************************************************************** 
SUBROUTINE ARB 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100).DTNOW,II.MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL,BITS(24,4,32) 
DIMENSION BUS(10) 
DIMENSION B(10) 
C 
BUS(l) = ATRIB(l) 
IBUS = BUS(l) 
C***DETERMINE THE HIGHEST PRIORITY LEVEL. 
HPRIORITY = 0.0 
N = MNQ(IBUS) 
DO 10 1=1,N 
CALL COPY(I,IBUS,B) 
IF(B(7).GT.HPRIORITY) HPRIORITY=B(7) 
10 CONTINUE 
C****FIWD THE HIGHEST PRIORITY REQUEST 
NEXT = MMFE(IBUS) 
40 IF (NEXT.EQ.O) GO TO 20 
NNEXT = NSUCR(NEXT) 
CALL RMOVE(-NEXT,IBUS,B) 
IF(B(7).NE.HPRIORITY) THEN 
B(6) = 0 
CALL FILEM(10,B) 
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ELSE 
MODL = B(l) 
IPRIORITY = 8(7) 
B(8) = BITS(MODL,IBUS,IPRIORITY) 
CALL FILEM(IBUS,B) 
END IF 
NEXT = MNEXT 
GO TO 40 
20 WRAMK = WFINDd,IBUS,8,0.1.0,0.0) 
IF (WRANK.EQ.O) THEN 
CALL RM0VE(1,IBUS.ATRIB) 
IPRIO = ATRIB(7) 
DO 50 M = 1,24 
50 BITS(W,IBUS,IPRIO) =1 
ELSE 
CALL RMOVE(NRANK,IBUS,ATRIB) 
END IF 
C****LOWER PRIORITY REQUESTS WITHDRAW FROM THE CONTENTION 
C****CHECK FOR ANY OTHER FREE BUS 
NEXTBUS = NXTBUS(IBUS,IBUS) 
IF (NEXTBUS.EQ.O) THEN 
N = NNq(IBUS) 
IF (N.NE.O)THEN 
DO 80 I = 1,N 
CALL RM0VE(1,IBUS,B) 
B(6) = 0 
80 CALL FILEM(10,B) 
END IF 
GO TO 30 
END IF 
N = NNQ(IO) 
IF (N.NE.O) THEN 
DO 90 I =1,N 
CALL RMOVE(1,10,B) 
B(5) = NEXTBUS 
B(6) = 0 
IF(I.Eq.l) THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP,B) 
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B(6) = MPEVEN 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = MEXTBUS 
NRAM = NFIND(1.5,1.0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
END IF 
90 CALL FILEM(NEXTBUS,B) 
END IF 
M = NNQ(IBUS) 
IF (M.NE.O)THEN 
DO 100 1=1,M 
CALL RM0VE(1,IBUS,B) 
B(5) = NEXTBUS 
B(6) = 0 
IF(I.Eq.l.AWD.M.Eq.O)THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP,B) 
B(6) = MPEVEN 
C****REM0VE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = NEXTBUS 
NRANK = NFIND(1,5,1,0,RBUS.0.0) 
CALL RM0VE(NRANK,5,BUS) 
END IF 
100 CALL FILEM(NEXTBUS,B) 
END IF 
C****SCHEDULE ENDSV FOR THE HIGHEST PRIORITY REQUESTS 
30 DT = ATRIB(2) 
CALL FILEM(IBUS,ATRIB) 
BUS(l) = IBUS 
CALL SCHDL(4,DT.BUS) 
CALL COLCT(1.0,IBUS) 
TQUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE,IPRIO) 
RETURN 
END 
C**************************************************************** 
c 
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C***************************************************************** 
C***»* 
C***************************************************************** 
SUBROUTINE EWDSV 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) .DTNOW, II ,MFA.MSTOP, 
1WCLNR.NCRDR,MPRNT,MRUN.NNSET,NTAPE,SS(100) ,SSL(100) .TNEXT, 
ITMOW.XXdOO) 
COMMON/SAGAR/PREVARVL,BITS(24.4,32) 
DIMENSION BUS(10) 
DIMENSION B(10) 
C 
BUS(l) = ATRIB(l) 
C****REMOVE THE REQUEST FROM THE FILE 
IBUS = BUS(l) 
CALL RMOVEd.IBUS.ATRIB) 
MODL = ATRIBd) 
IPRIO = ATRIB(7) 
BITS(MODL,IBUS,IPRIO) = 0 
C****COLLECT STAT ON TIME IN SYSTEM 
TSYS = TNOW - ATRIB(3) 
CALL C0LCT(TSYS,5) 
C****TOTAL DATA TRANSFERED BY EACH BUS SO FAR IS CALCULATED HERE 
IF(IBUS.EQ.l) XX(31) = XX(31)+ATRIB(2) 
IF(IBUS.EQ.2) XX(32)= XX(32)+ATRIB(2) 
IF(IBUS.EQ.3) XX(33)= XX(33)+ATRIB(2) 
IF(IBUS.Eq.4) XX(34)= XX(34)+ATRIB(2) 
CALL FILEM(5,BUS) 
Bd) = ATRIB(l) 
CALL FILEM(12,B) 
C***ANY REQUEST WAITING FOR THE CYCLE TO FINISH 
N = NNQ(IO) 
IF (N.EQ.O) GO TO 20 
DO 30 J=1,N 
CALL RMOVEd.lO.ATRIB) 
ATRIB(5) = IBUS 
CALL FILEM(IBUS.ATRIB) 
30 CONTINUE 
C***START SERVICING THESE REQUESTS 
CALL RMOVEd.IBUS.ATRIB) 
MPEVEN = MFA 
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C**TP INCLUDES ONE DELAY FOR BBSY LINE TRANSITION 
TP = 2*XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
RETURN 
C***IF NO REQUEST WAITING PLACE THE BUS IN FILE 5 
20 CALL C0LCT(1.,6) 
RETURN 
END 
C*************************************************************** 
c 
c********** 
SUBROUTINE INTLC 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL,BITS(24,4,32) 
DIMENSION BUS(10) 
C 
TIME = XX(1)*10 
WRITE (6,20) TIME 
20 F0RMAT(5X,"INTER ARRIVAL TIME = ",F6.1," nS") 
PROPTIME = XX(2) * 10 
WRITE (6,21) PROPTIME 
21 F0RMAT(5X,"TW0_WAY PROPAGATION DELAY TIME = ",F5.1," nS") 
NBUSES = XX(3) 
WRITE (6,22) NBUSES 
22 FORMAT(5X,"NUMBER OF PARALLEL BUSES = ",I2) 
NMODULES = XX(4) 
WRITE (6,23) NMODULES 
23 FORMAT(5X,"NUMBER OF MODULES IN THE SYSTEM = ",13) 
TWOWRD = XX(5)/10 
WRITE (6,24) TWOWRD 
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24 FORMAT(5X, "TWO BYTE WORD REQUESTS = " ,F5.1, " '/,") 
TENWRD = (XX(6)-XX(5))/10 
WRITE (6,25) TENWRD 
25 FORMAT (5X, "TEW BYTE WORD REQUESTS = ",F5.1," '/,") 
ONEKWRD = (1000-XX(6))/10 
WRITE (6,26) ONEKWRD 
26 FORMAT (5X, "ONE K.BYTE WORD REQUESTS = ",F5.1," '/,") 
C***PLACE ALL THE BUSES IN THE FILE 5 
N = XX(3) 
DO 10 J=1,N 
BUS(l) = J 
10 CALL FILEM(5,BUS) 
C****PLACE ALL THE MODULES RANDOMLY IN FILE 12. 
L = XX(46) 
DO 40 I = 1,L 
N = XX(4) 
DO 30 J=1,N 
K = J+6 
BUS(l) = XX(K)+(I-1)*24 
30 CALL FILEM(12.BUS) 
40 CONTINUE 
C****INITIALIZE THE BITS ARRAY 
DO 100 J =1,32 
DO 50 1=1,24 
BITS(I,1,J) = 1 
BITS(I,2.J) = 1 
BITS(I,3,J) = 1 
50 BITS(I.4,J) = 1 
100 CONTINUE 
C****SCHEDULE THE FIRST ARRIVAL 
BUS(l) = MODULE(DUMMY) 
BUS(2) = TMESSAGE(DUMMY) 
BUS(7) = PRIORT(DUMMY) 
CALL SCHDL(1,0.0,BUS) 
C***SCHEDULE FIRST ARRIVAL EVENT 
RETURN 
END 
C************************************************************* 
c 
C* :|c** ********************************** *******:tc:tc:)c:)ci|t«*** *********** 
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C 
c**** 
c************************************************************** 
SUBROUTINE OTPUT 
COMMOM/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW.II.MFA.MSTOP, 
lNCLNR.NCRDR,WPRMT,MRUN,NNSET,mPE,SS(100) ,SSL(100) ,TMEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL,BITS(24,4,32) 
C 
C**CALCULATE THE TOTAL DATA TRANSFERED BY EACH BUS 
WRITE(6,10)XX(31) 
10 F0RMAT(5X,"DATA TRANSFERED BY BUS 1 : ".Fll.l," BYTES") 
WRITE(6,11)XX(32) 
11 FORMAT(5X,"DATA TRANSFERED BY BUS 2 : ",Fll.l," BYTES") 
WRITE(6,12)XX(33) 
12 F0RMAT(5X,"DATA TRANSFERED BY BUS 3 : ",Fll.l," BYTES") 
WRITE(6,13)XX(34) 
13 FORMAT(5X,"DATA TRANSFERED BY BUS 4 : Fll.l," BYTES") 
RETURN 
END 
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Priority.f 
***************************************************************** 
***************************************************************** 
***** ***** 
***** File; /users/fs2/grads/keiikare/diss/prio32.f XftprioS.f***** 
***** ***** 
***** By: S. W. Kenkare ***** 
***** ***** 
***** Simulation program listing for control acquisition ***** 
***** scheme of PRIORITY. ***** 
***** ***** 
***************************************************************** 
***************************************************************** 
C***************************************************************** 
DIMENSION NSET(50000) 
C0MM0N/SC0M1/ATRIB(100),DD(100),DDL(100).DTNOW,II.MFA.MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN.NNSET.NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C***************************************************************** 
COMMON QSET(50000) 
EQUIVALENCE (NSET(1),qSET(1)) 
NNSET=50000 
NCRDR=5 
NPRNT=6 
NTAPE=7 
CALL SLAM 
STOP 
END 
C**************************************************************** 
C**************** 
C********************** **************** **************************J)C 
SUBROUTINE EVENT(I) 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(IOO),SSL(100),TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL 
C 
GO TO (1,2,3,4),I 
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1 CALL ARVL 
RETURN 
2 CALL COLSMDTCT 
RETURN 
3 CALL ARB 
RETURN 
4 CALL ENDSV 
RETURN 
END 
C*************************************************************** 
C*********** 
c#*************************************************************** 
SUBROUTINE ARVL 
COMMQN/SCOMl/ATRIBdOO) ,DD(100) .DDL(lOO) .DTNQW, II ,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE.SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION Ado) 
C 
Ad) = MODULE (DUMMY) 
IF (A(l).Eq.O) THEN 
NRANK = NFIND(1,NCLNR.9,0,4.0.0.0) 
IF (NRANK.EQ.O) THEN 
CALL SCHDL(1,4.0,A) 
ELSE 
CALL COPY(NRANK.NCLNR,BUS) 
NT = BUS(10) - TNOW +1.1 
DT = NT 
CALL SCHDL(1,DT,A) 
END IF 
ELSE 
A(2) = TMESSAGE(DUMMY) 
A(7) = PRIORT(DUMMY) 
NT = EXP0N(XX(1),1) + 1.0 
DT = NT 
CALL SCHDL(1,DT,A) 
END IF 
IF (ATRIB(l).EQ.O) GO TO 10 
TIME = TNOW - PREVARVL 
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CALL COLCT(TIME,10) 
PREVARVL = TWOW 
C****MARK ARRIVAL TIME FOR CURRENT REQUEST 
ATRIB(3) = TNOW 
C****PRIMARY BUS FOR THE MODULE 
MODLNO = INT(ATRIB(1)) 
NBUSES = XX(3) 
IPRBUS = M0D(M0DLN0,NBUSES)+1 
ATRIB(4) = IPRBUS 
IBUS = IPRBUS 
ATRIB(5) = IPRBUS 
PRIORITY = ATRIB(7) 
C****CHECK IF ALL BUSES ARE BUSY 
IF(NNQ(5).GT.O) GO TO 20 
C***ALL THE BUSES ARE BUSY. 
ATRIB(6) = 0 
CALL FILEM(10,ATRIB) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(l.,7) 
IF (ATRIB(2).Eq.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
10 RETURN 
C****FREE BUS AVAILABLE 
C****IF THERE IS ONLY ONE BUS CONTEND FOR IT 
20 IF (NNq(5).GT.l) GO TO 50 
CALL COPY (1,5,BUS) 
IBUS = BUS(l) 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
TP = XX(2) 
C****CHECK FOR COLLISION 
CALL SCHDL(2,TP.ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REM0VE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1..8) 
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IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
50 CONTINUE 
C****SEARCH FOR PRIMARY BUS 
NEXT = MMFE(5) 
60 IF (NEXT.EQ.O) GO TO 80 
CALL COPY("NEXT,5,BUS) 
KBUS = INT(BUS(1)) 
IF (KBUS.EQ.IPRBUS) GO TO 70 
NEXT = WSUCR(WEXT) 
GO TO 60 
C****PRIMARY BUS IS FREE. 
70 ATRIB(5) = KBUS 
C****poiNTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(KBUS,ATRIB) 
C****REM0VE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = KBUS 
NRANK = NFIND(1,5.1.0,RBUS.0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(l.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1..8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
C****PRIMARY BUS NOT FOUND. SELECT THE BUS WITH LEAST BUS-DISTANCE. 
80 IBUS = NXTBUS(IPRBUS.IBUS) 
IF (IBUS.Eq.O) THEN 
WRITE(6,90) 
90 F0RMAT(5X,"ERROR IN BUS SELECTION") 
END IF 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2.TP.ATRIB) 
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ATRIB(6) = MPEVEN 
CALL FILEMdBUS.ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIWD(1,5,1,0,RBUS.0.0) 
CALL RM0VE(WRAWK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
END 
c 
C****FUNCTION MODULE DETERMINES THE MODULE # GENERATING REQUEST 
Q*************************************************************** 
FUNCTION MODULE(DUMMY) 
C0MM0N/SC0M1/ATRIB(100),DD(100),DDL(100).DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(10) 
C 
IF (NNQ(12).GT.O) GO TO 10 
MODULE = 0 
RETURN 
10 CALL RM0VE(1,12,A) 
MODULE = A(l) 
RETURN 
END 
C*************************************************************** 
c 
C****FUNCTION MESSAGE ASSIGNS EACH REQUEST THE LENGTH OF THE 
C****DATA PACKET 
Q****:4c:|C********************************************************* 
FUNCTION TMESSAGE(DUMMY) 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TNOW,XX(100) 
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COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UNFRMd. ,1000. ,1) 
C 
C*******'TWO' DECIDES THE PROBABILITY DISTRIBUTION OF TWO WORD 
C*******MESSAGES 
C*******TWO = 100 ==> 10 % MESSAGES ARE TWO WORD LENGTH 
C 
TWO = XX(5) 
TEN = XX(6) 
IF (SAMPLE.LE.TWO) THEN 
TMESSAGE =2.0 
ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.TEN)) THEN 
TMESSAGE =18.0 
ELSE IF (SAMPLE.GT.TEN) THEM 
TMESSAGE = 258.0 
END IF 
RETURN 
END 
C***************************************************************** C 
c 
c****************************************************************** 
FUNCTION PRIORT(DUMMY) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100),DTNOW,II,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
lTNOW,XX(lOO) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UNFRMd. ,528. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-32) REQUESTS 
C 
IF (SAMPLE.LE.32.) THEN 
PRIORT = 1. 
ELSE IF ((SAMPLE.GT.32.).AND.(SAMPLE.LE.63.))THEN 
PRIORT = 2. 
ELSE IF ((SAMPLE.GT.63.).AND.(SAMPLE.LE.93.))THEN 
PRIORT = 3. 
ELSE IF ((SAMPLE.GT.93.).AND.(SAMPLE.LE.122.))THEN 
PRIORT = 4. 
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ELSE IF ((SAMPLE.GT.122. 
PRIORT = 5. 
ELSE IF ((SAMPLE.GT.150. 
PRIORT = 6. 
ELSE IF ((SAMPLE.GT.177. 
PRIORT = 7. 
ELSE IF ((SAMPLE.GT.203. 
PRIORT = 8. 
ELSE IF ((SAMPLE.GT.228. 
PRIORT = 9. 
ELSE IF ((SAMPLE.GT.252. 
PRIORT = 10. 
ELSE IF ((SAMPLE.GT.275. 
PRIORT = 11. 
ELSE IF ((SAMPLE.GT.297. 
PRIORT = 12. 
ELSE IF ((SAMPLE.GT.318. 
PRIORT = 13. 
ELSE IF ((SAMPLE.GT.338. 
PRIORT = 14. 
ELSE IF ((SAMPLE.GT.357. 
PRIORT =15. 
ELSE IF ((SAMPLE.GT.375. 
PRIORT = 16. 
ELSE IF ((SAMPLE.GT.392. 
PRIORT = 17. 
ELSE IF ((SAMPLE.GT.408. 
PRIORT = 18. 
ELSE IF ((SAMPLE.GT.423. 
PRIORT = 19. 
ELSE IF ((SAMPLE.GT.437. 
PRIORT = 20. 
END IF 
IF ((SAMPLE.GT.450.).AND. 
IF ((SAMPLE.GT.462.).AND. 
IF ((SAMPLE.GT.473.).AND. 
IF ((SAMPLE.GT.483.).AND. 
IF ((SAMPLE.GT.492.).AND. 
IF ((SAMPLE.GT.500.).AND. 
IF ((SAMPLE.GT.507.).AND. 
.AND.(SAMPLE.LE.150. 
•AND.(SAMPLE.LE.177. 
•AND.(SAMPLE.LE.203. 
•AND.(SAMPLE.LE.228. 
.AND.(SAMPLE.LE.252. 
•AND.(SAMPLE.LE.275. 
•AND.(SAMPLE.LE.297. 
•AND.(SAMPLE.LE.318. 
•AND.(SAMPLE.LE.338. 
.AND.(SAMPLE.LE.357. 
.AND.(SAMPLE.LE.375 
•AND.(SAMPLE.LE.392. 
.AND.(SAMPLE.LE.408. 
•AND.(SAMPLE.LE.423. 
.AND.(SAMPLE.LE.437. 
•AND.(SAMPLE.LE.450. 
(SAMPLE. 
(SAMPLE. 
(SAMPLE, 
(SAMPLE. 
(SAMPLE. 
(SAMPLE, 
(SAMPLE, 
LE.462 
LE.473 
LE.483 
LE.492 
LE.500 
LE.507 
LE.513 
)) PRIORT 
)) PRIORT 
)) PRIORT 
)) PRIORT 
)) PRIORT 
)) PRIORT 
,)) PRIORT 
2 1 ,  
2 2 ,  
23, 
24, 
25, 
2 6 ,  
27. 
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IF ((SAMPLE.GT.513.).AND.(SAMPLE.LE.518.)) PRIORI = 28. 
IF ((SAMPLE.GT.518.).AND.(SAMPLE.LE.522.)) PRIORI = 29. 
IF ((SAMPLE.GT.522.).AND.(SAMPLE.LE.525.)) PRIORI = 30. 
IF ((SAMPLE.GI.525.).AND.(SAMPLE.LE.527.)) PRIORI = 31. 
IF (SAMPLE.GT.527) PRIORI = 32. 
REIURN 
END 
C****** FUNCTION PRIORI FOR EIGHI PRIORITY LEVELS 
C*********************************************************** 
C FUNCTION PRIORI(DUMMY) 
C COMMON/SCOMl/AIRIB(lOO).DD(IOO),DDL(100).DINOW,II,MFA,MSTOP, 
C 1NCLNR,NCRDR,NPRNT,NNRUN,NNSEI,WTAPE,SS(100).SSL(IOO),TNEXT, 
C ITNOW.XXdOO) 
C COMMON/SAGAR/PREVARVL 
C 
C SAMPLE = UNFRMd. ,1000. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RIIY(l-7) REQUESTS 
C 
C ONE = XX(39) 
C TWO = XX(40) 
C THREE = XX(41) 
C FOUR = XX(42) 
C FIVE = XX(43) 
C SIX = XX(44) 
C SEVEN = XX(45) 
C IF (SAMPLE.LE.ONE) THEN 
C PRIORI = 2. 
C ELSE IF ((SAMPLE.GI.ONE).AND.(SAMPLE.LE.TWO))IHEN 
C PRIORI = 3. 
C ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.THREE))IHEN 
C PRIORI = 4. 
C ELSE IF ((SAMPLE.GI.THREE).AND.(SAMPLE.LE.FOUR))IHEN 
C PRIORI = 5. 
C ELSE IF ((SAMPLE.GT.FOUR).AND.(SAMPLE.LE.FIVE))THEN 
C PRIORI = 6. 
C ELSE IF ((SAMPLE.GT.FIVE).AND.(SAMPLE.LE.SIX))THEN 
C PRIORI = 7. 
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C ELSE IF ((SAMPLE.GT.SIX).AMD.(SAMPLE.LE.SEVEN))THEM 
C PRIORI = 8. 
C ELSE 
C PRIORT = 1. 
C EMD IF 
C RETURM 
C EMD 
c***** 
FUNCTIQM NXTBUS(IPRBUS,IBUS) 
INTEGER IPRBUS, IBUS 
COMMOM/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW.II,MFA.MSTOP, 
INCLNR,MCRDR,MPRNT,MMRUM,MMSET,MTAPE,SS(100),SSL(100),TMEXT, 
1TM0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION B(10) 
C 
IF (MNq(5).EQ.O) GO TO 70 
NEXT = MMFE(5) 
10 IF (NEXT.EQ.O) GO TO 30 
CALL COPY(-NEXT,5,B) 
KBUS = INT(B(1)) 
IF (KBUS.GT.IBUS) GO TO 20 
NEXT = MSUCR(NEXT) 
GO TO 10 
20 IF ((KBUS.GE.IPRBUS).AMD.(IBUS.LT.IPRBUS)) GO TO 70 
NXTBUS = KBUS 
RETURN 
70 NXTBUS = 0 
RETURM 
30 NEXT = MMFE(5) 
IF(IBUS.LT.IPRBUS) GO TO 50 
CALL C0PY(-MEXT,5,B) 
KBUS = INT(B(1)) 
IF (KBUS.GE.IPRBUS) GO TO 50 
NXTBUS = KBUS 
RETURN 
50 NXTBUS = 0 
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RETURN 
END 
C 
c**************************************************************** 
c******* 
SUBROUTINE COLSNDTCT 
COMMON/SCOMl/ATRIB(100),DD(100).DDL(100).DTNOW.II,MFA.MSTOP, 
1NCLNR.NCRDR,NPRMT.NNRUN.NNSET.NTAPE,SS(100).SSL(IOO),TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(10) 
DIMENSION B(10) 
DIMENSION BUS(10) 
C 
IPRBUS = ATRIB(4) 
IBUS = ATRIB(5) 
MODLNO = ATRIB(l) 
BUS(l) = IBUS 
C****CHECK FOR COLLISION 
IF(NNQ(IBUS).GT.l) GO TO 10 
C****NO COLLISION, START THE DATA TRANSFER 
C****SCHEDULE THE END OF SERVICE 
DT = ATRIB(2) 
CALL SCHDL(4,DT,BUS) 
CALL COLCTd. ,IBUS) 
TqUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE.43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE,IPRIO) 
RETURN 
C****COLLISION HAS OCCURED AND DETECTED. REMOVE OTHER COLSNDTCT 
C****EVENTS FOR THIS BUS. 
10 NEXT = MMFE(IBUS) 
C**** IF NEXT.EQ.O IT IS END OF FILE 
20 IF (NEXT.EQ.O) GO TO 30 
CALL COPY(-NEXT,IBUS,A) 
MODL = A(l) 
IF (MODL.EQ.MODLNO) GO TO 40 
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MPEVEN = A(6) 
C****REMOVE THE EVENT FROM THE CALENDER 
IF (MPEVEN.NE.0) CALL RMOVE(-MPEVEN,NCLNR.B) 
40 NEXT = NSUCR(NEXT) 
GO TO 20 
C****SCHEDULE THE ARBITRATION PROCESS 
30 DT = 2*XX(2) 
CALL SCHDL(3,DT,BUS) 
RETURN 
END 
C***************************************************************** 
C 
0***************************************************************** 
c***** 
c***************************************************************** 
SUBROUTINE ARB 
COMMON/SCOMl/ATRIB(100),DD(100).DDL(100).DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR.NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION B(10) 
C 
BUS(l) = ATRIB(l) 
IBUS = BUS(l) 
C***DETERMINE THE HIGHEST PRIORITY LEVEL. 
HPRIORITY = 0.0 
N = NNQ(IBUS) 
DO 10 1=1,N 
CALL COPY(I,IBUS,B) 
IF(B(7).GT.HPRIORITY) HPRIORITY=B(7) 
10 CONTINUE 
C****FIND THE HIGHEST PRIORITY REQUEST 
NEXT = MMFE(IBUS) 
40 IF (NEXT.EQ.O) GO TO 20 
NNEXT = NSUCR(NEXT) 
CALL RMOVE(-NEXT,IBUS,B) 
IF(B(7).NE.HPRIORITY) THEN 
B(6) = 0 
CALL FILEM(IO.B) 
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ELSE 
CALL FILEM(IBUS,B) 
END IF 
NEXT = NNEXT 
GO TO 40 
20 CALL RMOVE(l.IBUS.ATRIB) 
C****LOWER PRIORITY REQUESTS WITHDRAW FROM THE CONTENTION 
C****CHECK FOR ANY OTHER FREE BUS 
MEXTBUS = NXTBUS(IBUS,IBUS) 
IF(NEXTBUS.EQ.O) THEN 
N = NNQ(IBUS) 
IF (N.NE.O)THEN 
DO 80 I = l.N 
CALL RM0VE(1,IBUS,B) 
B(6) = 0 
80 CALL FILEM(10,B) 
END IF 
GO TO 30 
END IF 
N = NNQ(IO) 
IF (N.NE.O) THEN 
DO 90 I =1,N 
CALL RMOVE(1,10,B) 
B(5) = NEXTBUS 
B(6) = 0 
IF(I.EQ.l) THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP.B) 
B(6) = MPEVEN 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = NEXTBUS 
NRANK = NFIND(1,5,1.0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
END IF 
90 CALL FILEM(NEXTBUS.B) 
END IF 
M = NNQdBUS) 
IF (M.NE.O)THEN 
DO 100 1=1,M 
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CALL RM0VE(1,IBUS,B) 
B(5) = WEXTBUS 
B(6) = 0 
IF(I.Eq.l.AND.W.EQ.O)THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP,B) 
B(6) = MPEVEN 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = NEXTBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK.5.BUS) 
END IF 
100 CALL FILEM(NEXTBUS,B) 
END IF 
C****SCHEDULE ENDSV FOR THE HIGHEST PRIORITY REQUESTS 
30 DT = ATRIB(2) 
CALL FILEM(IBUS.ATRIB) 
BUS(l) = IBUS 
CALL SCHDL(4,DT,BUS) 
CALL COLCT(1.0,IBUS) 
TQUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE.IPRIO) 
RETURN 
END 
c 
c***************************************************************** 
c***** 
c***************************************************************** 
SUBROUTINE ENDSV 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,11,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE.SS(100),SSL(100),TNEXT. 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION B(10) 
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BUS(l) = ATRIB(l) 
C****REMOVE THE REQUEST FROM THE FILE 
IBUS = BUS(l) 
CALL RM0VE(1,IBUS,ATRIB) 
C****COLLECT STAT ON TIME IM SYSTEM 
TSYS = TMOW - ATRIB(3) 
CALL C0LCT(TSYS,5) 
C****TOTAL DATA TRANSFERED BY EACH BUS SO FAR IS CALCULATED HERE 
IF(IBUS.EQ.l) XX(31) = XX(31)+ATRIB(2) 
IF(IBUS.EQ.2) XX(32)= XX(32)+ATRIB(2) 
IF(IBUS.EQ.3) XX(33)= XX(33)+ATRIB(2) 
IF(IBUS.EQ.4) XX(34)= XX(34)+ATRIB(2) 
CALL FILEM(5.BUS) 
B(l) = ATRIB(l) 
CALL FILEM(12.B) 
C***ANY REQUEST WAITING FOR THE CYCLE TO FINISH 
N = NNQ(IO) 
IF (N.EQ.O) GO TO 20 
DO 30 J=1,N 
CALL RMOVE(l.lO.ATRIB) 
ATRIB(5) = IBUS 
CALL FILEM(IBUS,ATRIB) 
30 CONTINUE 
C***START SERVICING THESE REQUESTS 
CALL RMOVEd.IBUS.ATRIB) 
MPEVEN = MFA 
C**TP INCLUDES ONE DELAY FOR BBSY LINE TRANSITION 
TP = 2*XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEMdBUS.ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
RETURN 
C***IF NO REQUEST WAITING PLACE THE BUS IN FILE 5 
20 CALL C0LCT(1..6) 
RETURN 
END 
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C*************************************************************** 
C 
c*************************************************************** 
c********** 
c*************************************************************** 
SUBROUTINE INTLC 
COMMON/SCOM1/ATRIB(100).DD(IOO),DDL(100).DTNOW,II,MFA.MSTQP, 
INCLMR.NCRDR,NPRNT,MRUN,WNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
C 
TIME = XX(1)*10 
WRITE (6,20) TIME 
20 FORMAT(5X,"INTER ARRIVAL TIME = ",F6.1," nS") 
PROPTIME = XX(2) * 10 
WRITE (6,21) PROPTIME 
21 FORMAT(5X,"TW0_WAY PROPAGATION DELAY TIME = ",F5.1," nS") 
NBUSES = XX(3) 
WRITE (6,22) NBUSES 
22 F0RMAT(5X,"NUMBER OF PARALLEL BUSES = ",12) 
NMODULES = XX(4) 
WRITE (6,23) NMODULES 
23 FORMAT(5X,"NUMBER OF MODULES IN THE SYSTEM = ",13) 
TWOWRD = XX(5)/10 
WRITE (6,24) TWOWRD 
24 FORMAT (5X, "TWO BYTE WORD REQUESTS = ",F5.1," '/,") 
TENWRD = (XX(6)-XX(5))/10 
WRITE (6,25) TENWRD 
25 F0RMAT(5X,"TEN BYTE WORD REQUESTS = ",F5.1," '/,") 
ONEKWRD = (1000-XX(6))/10 
WRITE (6,26) ONEKWRD 
26 FORMAT(5X,"ONE K.BYTE WORD REQUESTS = ",F5.1," %") 
C***PLACE ALL THE BUSES IN THE FILE 5 
N = XX(3) 
DO 10 J=1,N 
BUS(l) = J 
10 CALL FILEH(5,BUS) 
C****PLACE ALL THE MODULES RANDOMLY IN FILE 12. 
L = XX(46) 
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DO 40 I = 1,L 
W = XX(4) 
DO 30 J=1,N 
K = J+6 
BUS(l) = XX(K)+(I-1)*24 
30 CALL FILEM(12,BUS) 
40 CONTINUE 
C****SCHEDULE THE FIRST ARRIVAL 
BUS(l) = MODULE(DUMMY) 
BUS(2) = TMESSAGE(DUMMY) 
BUS(7) = PRIORT(DUMMY) 
CALL SCHDL(1,0.0,BUS) 
C***SCHEDULE FIRST ARRIVAL EVENT 
RETURN 
END 
C 
c 
c************************************************************** 
c**** 
c************************************************************** 
SUBROUTINE OTPUT 
COMMON/SCOMl/ATRIB(100),DD(100).DDL(100),DTNOW,II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN.NNSET,NTAPE,SS(100).SSL(100),TNEXT, 
lTNOW,XX(lOO) 
COMMON/SAGAR/PREVARVL 
C 
C**CALCULATE THE TOTAL DATA TRANSFERED BY EACH BUS 
WRITE(6,10)XX(31) 
10 FORMAT(5X,"DATA TRANSFERED BY BUS 1 : ".Fll.l," BYTES") 
WRITE(6.11)XX(32) 
11 FORMAT(5X."DATA TRANSFERED BY BUS 2 : Fll.l," BYTES") 
WRITE(6,12)XX(33) 
12 FORMAT(5X,"DATA TRANSFERED BY BUS 3 : ",Fll.l," BYTES") 
WRITE(6,13)XX(34) 
13 FORMAT(5X,"DATA TRANSFERED BY BUS 4 : ".Fll.l," BYTES") 
RETURN 
END 
C******************************************************************* 
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Prev.f 
***************************************************************** 
***************************************************************** 
***** 
***** File: /users/fs2/grads/keiikare/diss/fair.f \& 
***** fairness.f 
***** Author: S. W. Kenkare 
***** 
***** Simulation program listing for control acquisition 
***** scheme of PREVIOUS PRIORITY FIRST. 
***** 
***************************************************************** 
***************************************************************** 
***** 
***** 
***** 
***** 
***** 
***** 
***** 
***** 
Q***************************************************************** 
DIMENSION NSET(50000) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) .DDL(100),DTNOW,II,MFA,MSTOP. 
1NCLNR,NCRDR,NPRNT,NNRUN.NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C****************************************************************  
COMMON QSET(50000) 
EQUIVALENCE (NSET(1),QSET(1)) 
NNSET=50000 
NCRDR=5 
NPRNT=6 
NTAPE=7 
CALL SLAM 
STOP 
END 
Q******************************************************************* 
C**************** 
C******************************************************************** 
SUBROUTINE EVENT(I) 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT.NNRUN,NNSET,NTAPE.SS(100),SSL(100),TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL 
C 
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GO TO (1,2,3,4),I 
1 CALL ARVL 
RETURN 
2 CALL COLSNDTCT 
RETURN 
3 CALL ARB 
RETURN 
4 CALL ENDSV 
RETURN 
END 
C*************************************************************** 
C*********** 
c**************************************************************** 
SUBROUTINE ARVL 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,HSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN.NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(ll) 
DIMENSION A(ll) 
C 
A(l) = MODULE(DUMMY) 
IF (A(l).Eq.O) THEN 
C NRANK = NFIND(1,NCLNR,9,0,4.0,0.0) 
NRANK = NFIND(1,NCLNR,10,0,4.0,0.0) 
IF(NRANK.EQ.O) THEN 
CALL SCHDL(1,4.0,A) 
ELSE 
CALL COPY(NRANK.NCLNR,BUS) 
NEXTT = BUS(11) - TNOW +1.1 
DT = NEXTT 
CALL SCHDL(1,DT,A) 
END IF 
ELSE 
A(2) = TMESSAGE(DUMMY) 
A(7) = PRIORT(DUMMY) 
NT = EXP0N(XX(1),1) +1.0 
DT = NT 
CALL SCHDL(1,DT,A) 
END IF 
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IF (ATRIB(l).EQ.O) GO TO 130 
TIME = TWOW - PREVARVL 
CALL COLCT(TIME.IO) 
PREVARVL = TNOW 
C****MARK ARRIVAL TIME FOR CURRENT REQUEST 
ATRIB(3) = TNOW 
C****PRIMARY BUS FOR THE MODULE 
MODLNO = INT(ATRIB(1)) 
NBUSES = XX(3) 
IPRBUS = MOD(MODLNO,NBUSES)+l 
ATRIB(4) = IPRBUS 
IBUS = IPRBUS 
PRIORITY = ATRIB(7) 
C****CHECK IF ALL BUSES ARE BUSY 
c 
C 
IF(NNQ(5).GT.O) GO TO 20 
C***ALL THE BUSES ARE BUSY. 
ATRIB(5) = IBUS 
ATRIB(6) = 0 
CALL FILEM(IO.ATRIB) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
130 RETURN 
C****FREE BUS AVAILABLE 
C****IF THERE IS ONLY ONE BUS CONTEND FOR IT 
20 IF (NNQ(5).GT.l) GO TO 50 
CALL COPY (1,5,BUS) 
IBUS = BUS(l) 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
TP = XX(2) 
C****CHECK FOR COLLISION 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEMdBUS.ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
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NRANK = MFIND(1.5,1,0,RBUS,0.0) 
CALL RM0VE(MRANK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
50 CONTINUE 
C****SEARCH FOR PRIMARY BUS 
NEXT = MMFE(5) 
60 IF (NEXT.Eq.O) GO TO 80 
CALL COPY(-NEXT,5,BUS) 
KBUS = INT(BUS(1)) 
IF (KBUS.EQ.IPRBUS) GO TO 70 
NEXT = NSUCR(NEXT) 
GO TO 60 
C****PRIMARY BUS IS FREE. 
70 ATRIB(5) = KBUS 
C****poiNTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2 )  
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(KBUS,ATRIB) 
C****REM0VE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = KBUS 
NRANK = NFIND(1.5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
C****PRIMARY BUS NOT FOUND, SELECT THE BUS WITH LEAST BUS-DISTANCE. 
80 IBUS = NXTBUS(IPRBUS,IBUS) 
IF (IBUS.EQ.O) THEN 
WRITE(6.90) 
90 FORMAT(5X,"ERROR IN BUS SELECTION") 
END IF 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
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MPEVEW = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1,5.1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1..8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
END 
C************************************************************ 
c 
c*********************************************************** 
C****FUNCTION MODULE DETERMINES THE MODULE # GENERATING REQUEST 
FUNCTION MODULE(DUMMY) 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100).DTNOW,II,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(11) 
C 
IF(NNQ(12).GT.O) GO TO 10 
MODULE = 0 
RETURN 
10 CALL RM0VE(1.12,A) 
MODULE = A(l) 
RETURN 
END 
C***************************************************************** 
c 
c****************************************************************** 
C****FUNCTION MESSAGE ASSIGNS EACH REQUEST THE LENGTH OF THE 
C****DATA PACKET 
C****************************************************************** 
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FUNCTION TMESSAGE(DUMMY) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100),DTNOW, II,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UNFRMd. ,1000. ,1) 
C 
C*******'TWO' DECIDES THE PROBABILITY DISTRIBUTION OF TWO WORD 
C*******MESSAGES 
C*******TWO = 100 ==> 10 % MESSAGES ARE TWO WORD LENGTH 
C 
TWO = XX(5) 
TEN = XX(6) 
IF (SAMPLE.LE.TWO) THEN 
TMESSAGE =2.0 
ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.TEN)) THEN 
TMESSAGE =18.0 
ELSE IF (SAMPLE.GT.TEN) THEN 
TMESSAGE = 258.0 
END IF 
RETURN 
END 
C***************************************************************** c 
c 
C****** ************************************************ ********:tc*:|t* 
FUNCTION PRIORT(DUMMY) 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100).SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UNFRMd. ,1000. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-7) REQUESTS 
C 
ONE = XX(39) 
TWO = XX(40) 
THREE = XX(41) 
FOUR = XX(42) 
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FIVE = XX(43) 
SIX = XX(44) 
SEVEN = XX(45) 
IF (SAMPLE.LE.OWE) THEN 
PRIORI = 2. 
ELSE IF ((SAMPLE.GT.ONE).AND.(SAMPLE.LE.TWO))THEN 
PRIORI = 3. 
ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.THREE))THEN 
PRIORI = 4. 
ELSE IF ((SAMPLE.GT.THREE).AND.(SAMPLE.LE.FOUR))THEN 
PRIORT = 5. 
ELSE IF ((SAMPLE.GT.FOUR).AND.(SAMPLE.LE.FIVE))THEN 
PRIORT = 6. 
ELSE IF ((SAMPLE.GT.FIVE).AND.(SAMPLE.LE.SIX))THEN 
PRIORT = 7. 
ELSE IF ((SAMPLE.GT.SIX).AND.(SAMPLE.LE.SEVEN))THEN 
PRIORT = 8. 
ELSE 
PRIORT =1. 
END IF 
RETURN 
END 
C***************************************************************** C 
C*****FUÏÏCTION PRIORT FOR 32 PRIORITY LEVELS 
C****************************************************************** 
C FUNCTION PRIORT(DUMMY) 
C COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) ,DTNOW, II ,MFA.MSTOP, 
C 1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
C 1TNOW,XX(100) 
C COMMON/SAGAR/PREVARVL 
CC 
C SAMPLE = UNFRMd. ,528. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-32) REQUESTS 
C 
C IF (SAMPLE.LE.32.) THEN 
C PRIORT = 1. 
C ELSE IF ((SAMPLE.GT.32.).AND.(SAMPLE.LE.63.))THEN 
C PRIORT = 2. 
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C ELSE IF ((SAMPLE.GT.63.).AMD.(SAMPLE.LE.93.))THEM 
C PRIORT = 3. 
C ELSE IF ((SAMPLE.GT.93.).AMD.(SAMPLE.LE.122.))THEN 
C PRIORT = 4. 
C ELSE IF ((SAMPLE.GT.122.).AND.(SAMPLE.LE.150.))THEN 
C PRIORT = 5. 
C ELSE IF ((SAMPLE.GT.150.).AND.(SAMPLE.LE.177.))THEN 
C PRIORT = 6. 
C ELSE IF ((SAMPLE.GT.177.).AND.(SAMPLE.LE.203.))THEN 
C PRIORT = 7. 
C ELSE IF ((SAMPLE.GT.203.).AND.(SAMPLE.LE.228.))THEW 
C PRIORT = 8. 
C ELSE IF ((SAMPLE.GT.228.).AND.(SAMPLE.LE.252.))THEM 
C PRIORT = 9. 
C ELSE IF ((SAMPLE.GT.252.)^AND.(SAMPLE.LE.275.))THEN 
C PRIORT = 10. 
C ELSE IF ((SAMPLE.GT.275.).AND.(SAMPLE.LE.297.))THEN 
C PRIORT =11. 
C ELSE IF ((SAMPLE.GT.297.).AND.(SAMPLE.LE.318.))THEN 
C PRIORT =12. 
C ELSE IF ((SAMPLE.GT.318.).AND.(SAMPLE.LE.338.))THEN 
C PRIORT = 13. 
C ELSE IF ((SAMPLE.GT.338.).AND.(SAMPLE.LE.357.))THEN 
C PRIORT = 14. 
C ELSE IF ((SAMPLE.GT.357.).AMD.(SAMPLE.LE.375.))THEN 
C PRIORT =15. 
C ELSE IF ((SAMPLE.GT.375.).AND.(SAMPLE.LE.392.))THEN 
C PRIORT = 16. 
C ELSE IF ((SAMPLE.GT.392.).AND.(SAMPLE.LE.408.))THEN 
C PRIORT = 17. 
C ELSE IF ((SAMPLE.GT.408.).AND.(SAMPLE.LE.423.))THEN 
C PRIORT = 18. 
C ELSE IF ((SAMPLE.GT.423.).AND.(SAMPLE.LE.437.))THEN 
C PRIORT = 19. 
C ELSE IF ((SAMPLE.GT.437.).AND.(SAMPLE.LE.450.))THEN 
C PRIORT = 20. 
C END IF 
C IF ((SAMPLE.GT.450.).AND.(SAMPLE.LE.462.)) PRIORT = 21. 
C IF ((SAMPLE.GT.462.).AND.(SAMPLE.LE.473.)) PRIORT = 22. 
C IF ((SAMPLE.GT.473.).AND.(SAMPLE.LE.483.)) PRIORT = 23. 
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C IF ((SAMPLE.GT.483. . )  .AND. (SAMPLE.LE.492. ) )  PRIORT = 24 
C IF ((SAMPLE.GT.492, . )  .AND. (SAMPLE.LE.500. ) )  PRIORT = 25 
C IF ((SAMPLE.GT.500, . )  .AND. (SAMPLE.LE.507. ) )  PRIORT = 26 
c IF ((SAMPLE.GT.507, . )  .AND. (SAMPLE.LE.513. , ) )  PRIORT = 27 
c IF ((SAMPLE.GT.513 . )  .AND. (SAMPLE.LE.518. ) )  PRIORT = 28 
c IF ((SAMPLE.GT.518 . )  .AND. (SAMPLE.LE.522. , ) )  PRIORT = 29 
c IF ((SAMPLE.GT.522 . )  .AND. (SAMPLE.LE.525. . ) )  PRIORT = 30 
c IF ((SAMPLE.GT.525 . )  .AND. (SAMPLE.LE.527. , ) )  PRIORT = 31 
c IF (SAMPLE.GT.527) PRIORT ' = 32. 
c RETURN 
c END 
C***************************************************************** C 
C**************************************************************** 
c***** 
FUNCTION NXTBUS(IPRBUS,IBUS) 
INTEGER IPRBUS, IBUS 
COMMON/SCOMl/ATRIBdOO) ,DD(100) .DDL(IOO) ,DTNOW, I I  ,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE.SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION Bdl) 
C 
IF (NNQ(5).EQ.O) GO TO 70 
NEXT = MMFE(5) 
10 IF (NEXT.EQ.O) GO TO 30 
CALL COPY(-NEXT,5,B) 
KBUS = INT(Bd)) 
IF (KBUS.GT.IBUS) GO TO 20 
NEXT = NSUCR(NEXT) 
GO TO 10 
20 IF ((KBUS.GE.IPRBUS).AND.(IBUS.LT.IPRBUS)) GO TO 70 
NXTBUS = KBUS 
RETURN 
70 NXTBUS = 0 
RETURN 
30 NEXT = MMFE(5) 
IF(IBUS.LT.IPRBUS) GO TO 50 
CALL C0PY(-NEXT,5,B) 
KBUS = INT(B(1)) 
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IF (KBUS.GE.IPRBUS) GO TO 50 
MXTBUS = KBUS 
RETURN 
50 NXTBUS = 0 
RETURN 
END 
C**************************************************************** 
c 
c**************************************************************** 
c******* 
c**************************************************************** 
SUBROUTINE COLSNDTCT 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) .DTNOW, II ,MFA ,MSTOP, 
1NCLNR,NCRDR.NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(ll) 
DIMENSION B(ll) 
DIMENSION BUS(11) 
C 
IPRBUS = ATRIB(4) 
IBUS = ATRIB(5) 
MODLNO = ATRIB(l) 
BUS(l) = IBUS 
C****CHECK FOR COLLISION 
IF(NNq(IBUS).GT.l) GO TO 10 
C****NO COLLISION, START THE DATA TRANSFER 
C****SCHEDULE THE END OF SERVICE 
DT = ATRIB(2) 
CALL SCHDL(4,DT,BUS) 
CALL COLCTd. ,IBUS) 
TQUEUE = TNOW - ATRIB(3) 
CALL C0LCT(TqUEUE,19) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE,IPRIO) 
RETURN 
C****COLLISION HAS OCCURED AND DETECTED. REMOVE OTHER COLSNDTCT 
C****EVENTS FOR THIS BUS. 
10 NEXT = MMFE(IBUS) 
C**** IF NEXT.EQ.O IT IS END OF FILE 
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20 IF (NEXT.EQ.O) GO TO 30 
CALL COPY(-NEXT,IBUS,A) 
MODL = A(l) 
IF (MODL.EQ.MODLWQ) GO TO 40 
MPEVEN = A(6) 
C****REMOVE THE EVENT FROM THE CALENDER 
IF (MPEVEN.WE.0) CALL RMOVE(-MPEVEN,NCLNR.B) 
40 NEXT = NSUCR(NEXT) 
GO TO 20 
C****SCHEDULE THE ARBITRATION PROCESS 
30 DT = XX(2) * 2.0 
CALL SCHDL(3,DT,BUS) 
RETURN 
END 
c 
*********************************************************** 
SUBROUTINE ARB 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP. 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(11) 
DIMENSION B(ll) 
C 
BUS(l) = ATRIB(l) 
IBUS = BUS(l) 
C***DETERMINE THE HIGHEST PRIORITY LEVEL. 
HPRIORITY = 0.0 
N = NNQ(IBUS) 
DO 10 1=1,N 
CALL COPY(I,IBUS,B) 
IF(B(7).GT.HPRIORITY) HPRIORITY=B(7) 
10 CONTINUE 
C****ONLY THE HIGHEST PRIORITY REQUEST REMAIN IN THE CONTENTION 
NEXT = MMFE(IBUS) 
70 IF(NEXT.EQ.O) GO TO 20 
NNEXT = NSUCR(NEXT) 
165 
CALL RMOVE(-WEXT,IBUS,B) 
IF (B(7).NE.HPRIORITY) THEN 
B(6) = 0 
CALL FILEM(10,B) 
ELSE 
CALL FILEMdBUS.B) 
END IF 
NEXT = NNEXT 
GO TO 70 
20 NEXTBUS = NXTBUS(IBUS,IBUS) 
IF (NEXTBUS.EQ.O) GO TO 30 
N = NNQClO) 
FLAG = 1.0 
IF (N.EQ.O) GO TO 30 
DO 40 1=1,N 
CALL RM0VE(1,10,B) 
B(5) = NEXTBUS 
B(6) = 0 
IF (FLAG.EQ.l) THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP,B) 
B(6) = MPEVEN 
FLAG =0.0 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = NEXTBUS 
NRANK = NFIND(1.5.1,0,RBUS.0.0) 
CALL RM0VE(MRANK.5,BUS) 
END IF 
40 CALL FILEM(NEXTBUS,B) 
C****SCHEDULE ENDSV FOR THE HIGHEST PRIORITY REQUESTS 
30 CALL COPY(1,IBUS.ATRIB) 
DT = ATRIB(2) 
BUS(l) = IBUS 
CALL SCHDL(4,DT,BUS) 
QUEUE = NNQ(IBUS) 
CALL COLCT(QUEUE,IBUS) 
TQUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE,19) 
IPRIO = ATRIB(7) + 10 
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CALL COLCT(TQUEUE,IPRIO) 
RETURN 
END 
C 
c***** 
SUBROUTINE ENDSV 
COMMON/SCOMl/ATRIB(100),DD(100).DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,MPRMT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(ll) 
DIMENSION B(ll) 
C 
BUS(l) = ATRIB(l) 
C****REMOVE THE REQUEST FROM THE FILE 
IBUS = BUS(l) 
CALL RM0VE(1,IBUS,ATRIB) 
C****C0LLECT STAT ON TIME IN SYSTEM 
TSYS = TNOW - ATRIB(3) 
CALL C0LCT(TSYS,5) 
B(l) = ATRIB(l) 
CALL FILEM(12.B) 
C****TOTAL DATA TRANSFERED BY EACH BUS SO FAR IS CALCULATED HERE 
IF(IBUS.EQ.l) XX(31) = XX(31)+ATRIB(2) 
IF(IBUS.Eq.2) XX(32)= XX(32)+ATRIB(2) 
IF(IBUS.EQ.3) XX(33)= XX(33)+ATRIB(2) 
IF(IBUS.Eq.4) XX(34)= XX(34)+ATRIB(2) 
C***IF MORE REQUESTS OF THE SAME PRIORITY PENDING SCHEDULE THEM 
IF (NNQ(IBUS).EQ.O) GO TO 10 
C***ATRIB(2) OF THE NEXT REQUEST GIVES TIME FOR NEXT SCHEDULE 
CALL COPY(1,IBUS.ATRIB) 
IF (NNQ(IBUS).EQ.l) THEN 
DT = ATRIB(2)+XX(2)*2 
ELSE 
DT = ATRIB(2)+XX(2)*4 
END IF 
CALL SCHDL(4,DT.BUS) 
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TqUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE.19) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE,IPRIO) 
RETURN 
10 CALL FILEM(5,BUS) 
C***ANY REQUEST WAITING FOR THE CYCLE TO FINISH 
IF (NNQ(IO).EQ.O) GO TO 20 
N = NNQ(IO) 
C***C0PY THE WAITING REQUESTS FROM FILE 10 TO FILE IBUS 
DO 30 J=1,M 
CALL RM0VE(1,10,ATRIB) 
ATRIB(5) = IBUS 
CALL FILEM(IBUS,ATRIB) 
30 CONTINUE 
C***START SERVICING THESE REQUESTS 
CALL RMOVEd.IBUS.ATRIB) 
MPEVEN = MFA 
TP = 2*XX(2) 
CALL SCHDL(2.TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = IBUS 
NRANK = NFIND(1,5,1,0,RBUS.0.0) 
CALL RM0VE(NRANK,5,BUS) 
RETURN 
C***IF NO REQUEST WAITING PLACE THE BUS IN FILE 5 
20 CALL COLCT(1.,6) 
RETURN 
END 
C 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c********** 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
SUBROUTINE INTLC 
COMMON/SCOMl/ATRIBdOO) .DD(IOO) ,DDL(100) .DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN.NNSET.NTAPE.SS(100),SSL(100),TNEXT, 
ITNOW.XX(IOO) 
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COMMON/SAGAR/PREVARVL 
DIMENSION BUS(11) 
C 
TIME = XX(1)*10 
WRITE (6,20) TIME 
20 FORMAT(5X,"INTER ARRIVAL TIME = ",F6.1," nS") 
PROPTIME = XX(2) * 10 
WRITE (6,21) PROPTIME 
21 FORMAT(5X,"TWO.WAY PROPAGATION DELAY TIME = ",F5.1," nS") 
NBUSES = XX(3) 
WRITE (6,22) NBUSES 
22 FORMAT(5X,"NUMBER OF PARALLEL BUSES = ",I2) 
NMODULES = XX(4) 
WRITE (6,23) NMODULES 
23 FORMAT(5X,"NUMBER OF MODULES IN THE SYSTEM = 13) 
TWOWRD = XX(5)/10 
WRITE (6,24) TWOWRD 
24 FORMAT (5X, "TWO BYTE WORD REQUESTS = ",F5.1," '/,") 
TENWRD = (XX(6)-XX(5))/10 
WRITE (6,25) TENWRD 
25 FORMAT(5X,"TEN BYTE WORD REQUESTS = ",F5.1," %") 
ONEKWRD = (1000-XX(6))/10 
WRITE (6,26) ONEKWRD 
26 FORMAT(5X."ONE K.BYTE WORD REQUESTS = ",F5.1," %") 
WRITE (6,27) 
27 FORMAT(5X,"8 PRIORITY LEVELS IMPLEMENTED") 
C***PLACE ALL THE BUSES IN THE FILE 5 
N = XX(3) 
DO 10 J=1.N 
BUS(l) = J 
10 CALL FILEM(5,BUS) 
C****PLACE ALL THE MODULES RANDOMLY IN FILE 10. 
L = XX(46) 
DO 40 I = 1,L 
N = XX(4) 
DO 30 J=1,N 
K = J+6 
BUS(l) = XX(K)+(I-1)*24 
30 CALL FILEM(12,BUS) 
40 CONTINUE 
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BUS(l) = MODULE(DUMMY) 
BUS(2) = TMESSAGE(DUMMY) 
BUS(7) = PRIORI(DUMMY) 
CALL SCHDL(1,0.0,BUS) 
C***SCHEDULE FIRST ARRIVAL EVENT 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c 
c 
c**** 
c ************************************************************** 
SUBROUTINE OTPUT 
COMMON/SCOMl/ATRIBdOO) .DD(IOO) ,DDL(100),DTNOW, II .MFA,MSTOP . 
1NCLNR,NCRDR.NPRNT,NNRUN.NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C 
C**CALCULATE THE TOTAL DATA TRANSFERED BY EACH BUS 
WRITE(6,10)XX(31) 
10 FORMAT(5X,"DATA TRANSFERED BY BUS 1 : ".Fll.l," WORDS") 
WRITE(6,11)XX(32) 
11 FORMAT(5X,"DATA TRANSFERED BY BUS 2 : Fll.l," WORDS") 
WRITE(6.12)XX(33) 
12 FORMAT(5X."DATA TRANSFERED BY BUS 3 : Fll.l," WORDS") 
WRITE(6,13)XX(34) 
13 FORMAT(5X,"DATA TRANSFERED BY BUS 4 : ",Fll.l," WORDS") 
RETURN 
END 
(]*************************************;|ci|c* ************** ********* 
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Snapshot.f 
***************************************************************** 
***************************************************************** 
***** ***** 
***** File: /users/fs2/grads/kenkare/diss/snap32.f\fi: snapS.f***** 
***** ***** 
***** By: S. W. Kenkare ***** 
***** ***** 
***** Simulation program listing for control acquisition ***** 
***** scheme of SNAPSHOT. ***** 
***** ***** 
***************************************************************** 
***************************************************************** 
Q*************************************************************** 
DIMENSION NSET(50000) 
C0MM0N/SC0M1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
COMMON QSET(50000) 
EQUIVALENCE (NSET(l),QSET(1)) 
NNSET=50000 
NCRDR=5 
NPRNT=6 
WTAPE=7 
CALL SLAM 
STOP 
END 
(i;********************** ************************ ******************* 
C**************** 
C******************************************************************  
SUBROUTINE EVENT(I) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) .DTNOW.II.MFA.MSTOP, 
1NCLNR.NCRDR,NPRNT,NNRUN.NNSET,NTAPE.SS(100).SSL(100),TNEXT. 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
C 
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GO TO (1,2,3,4),! 
1 CALL ARVL 
RETURN 
2 CALL COLSNDTCT 
RETURN 
3 CALL ARB 
RETURN 
4 CALL ENDSV 
RETURN 
END 
C * * * * * * * * * * *  
SUBROUTINE ARVL 
COMMON/SCOMl/ATRIB(lOO),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUW,WNSET,NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(ll) 
DIMENSION A(ll) 
C 
A(l) = MODULE(DUMMY) 
IF (A(l).EQ.O) THEN 
C NRANK = NFIND(1,NCLNR,9,0,4.0,0.0) 
NRANK = NFIND(1,NCLNR,10,0,4.0,0.0) 
IF(NRANK.EQ.O) THEN 
CALL SCHDL(1,4.0.A) 
ELSE 
CALL COPY(NRANK,NCLNR,BUS) 
NEXTT = BUS(11) - TNOW +1.1 
DT = NEXTT 
CALL SCHDLd.DT.A) 
END IF 
ELSE 
A(2) = TMESSAGE(DUMMY) 
A(7) = PRIORT(DUMMY) 
NT = EXP0N(XX(1).1) +1.0 
DT = NT 
CALL SCHDLd.DT.A) 
END IF 
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IF (ATRIB(l).EQ.O) GO TO 130 
TIME = TNOW - PREVARVL 
CALL COLCT(TIME.IO) 
PREVARVL = TNOW 
C****MARK ARRIVAL TIME FOR CURRENT REQUEST 
ATRIB(3) = TNOW 
C****PRIMARY BUS FOR THE MODULE 
MODLNO = INT(ATRIB(1)) 
NBUSES = XX(3) 
IPRBUS = MOD(MODLNO,NBUSES)+1 
ATRIB(4) = IPRBUS 
IBUS = IPRBUS 
PRIORITY = ATRIB(7) 
C****CHECK IF ALL BUSES ARE BUSY 
IF(NNq(5).GT.O) GO TO 20 
C***ALL THE BUSES ARE BUSY. 
ATRIB(5) = IBUS 
ATRIB(6) = 0 
CALL FILEM(IO.ATRIB) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1..7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
130 RETURN 
C****FREE BUS AVAILABLE 
C****IF THERE IS ONLY ONE BUS CONTEND FOR IT 
20 IF (NNQ(5).GT.l) GO TO 50 
CALL COPY (1,5,BUS) 
IBUS = BUS(l) 
ATRIB(5) = IBUS 
C****poiNTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
TP = XX(2) 
C****CHECK FOR COLLISION 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
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IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
50 CONTINUE 
C****SEARCH FOR PRIMARY BUS 
NEXT = MMFE(5) 
60 IF (NEXT.EQ.O) GO TO 80 
CALL C0PY(-NEXT,5,BUS) 
KBUS = INT(BUS(1)) 
IF (KBUS.EQ.IPRBUS) GO TO 70 
NEXT = NSUCR(NEXT) 
GO TO 60 
C****PRIMARY BUS IS FREE. 
70 ATRIB(5) = KBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP.ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(KBUS.ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = KBUS 
NRANK = NFIND(1.5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
C****PRIMARY BUS NOT FOUND. SELECT THE BUS WITH LEAST BUS-DISTANCE. 
80 IBUS = NXTBUSdPRBUS.IBUS) 
IF (IBUS.EQ.O) THEN 
WRITE(6,90) 
90 FORMAT(5X."ERROR IN BUS SELECTION") 
END IF 
ATRIB(5) = IBUS 
C****P0INTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
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TP = XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEM 
CALL FILEMdBUS.ATRIB) 
C****REM0VE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRAM = WFIWD(1,5,1.0,RBUS,0.0) 
CALL RM0VE(NRANK.5,BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
END 
Q * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * # * * * * * * * * * * * * * * * * * * * * * * * * * *  
c 
C****FUNCTI0N MODULE DETERMINES THE MODULE # GENERATING REQUEST 
Q * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
FUNCTION MODULE(DUMMY) 
COMMON/SCOMl/ATRIB(lOO),DD(100),DDL(100).DTNOW.II,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET.NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(ll) 
C 
IF(NNQ(12).GT.O) GO TO 10 
MODULE = 0 
RETURN 
10 CALL RM0VE(1,12,A) 
MODULE = A(l) 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c 
C****FUNCTION MESSAGE ASSIGNS EACH REQUEST THE LENGTH OF THE 
C****DATA PACKET 
C****************************************************************  
FUNCTION TMESSAGE(DUMMY) 
COMMON/SCOMl/ATRIB(100),DD(100).DDL(100),DTNOW,II.MFA,MSTOP. 
1NCLNR,NCRDR,WPRNT,NNRUM,NNSET,NTAPE.SS(100).SSL(IOO).TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UMFRMCl.,1000.,1) 
C 
C*******'TWO' DECIDES THE PROBABILITY DISTRIBUTION OF TWO WORD 
C*******MESSAGES 
C*******TWO = 100 ==> 10 % MESSAGES ARE TWO WORD LENGTH 
C 
TWO = XX(5) 
TEN = XX(6) 
IF (SAMPLE.LE.TWO) THEN 
TMESSAGE =2.0 
ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.TEN)) THEN 
TMESSAGE =18.0 
ELSE IF (SAMPLE.GT.TEN) THEN 
TMESSAGE = 258.0 
END IF 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  c  
c 
c***************************************************************** 
FUNCTION PRIORT(DUMMY) 
COMMON/SCOML/ATRIBDOO) ,DD(100) ,DDL(100) ,DTNOW, II ,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET.NTAPE,SS(100).SSL(IOO),TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UNFRMd. ,528. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-32) REQUESTS 
C 
IF (SAMPLE.LE.32.) THEN 
PRIORT = 1. 
ELSE IF ((SAMPLE.GT.32.).AND.(SAMPLE.LE.63.))THEN 
PRIORT = 2. 
ELSE IF ((SAMPLE.GT.63.).AND.(SAMPLE.LE.93.))THEN 
PRIORT = 3. 
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ELSE IF ((SAMPLE.GT.93.).AND.(SAMPLE.LE.122.))THEN 
PRIORI = 4. 
ELSE IF ((SAMPLE.GT.122.).AND.(SAMPLE.LE.150.))THEN 
PRIORI = 5. 
ELSE IF ((SAMPLE.GT.150.).AND.(SAMPLE.LE.177.))THEN 
PRIORT = 6. 
ELSE IF ((SAMPLE.GT.177.).AND.(SAMPLE.LE.203.))THEN 
PRIORT = 7. 
ELSE IF ((SAMPLE.GT.203.).AND.(SAMPLE.LE.228.))THEN 
PRIORT = 8. 
ELSE IF ((SAMPLE.GT.228.).AND.(SAMPLE.LE.252.))THEN 
PRIORT = 9. 
ELSE IF ((SAMPLE.GT.252.).AND.(SAMPLE.LE.275.))THEN 
PRIORT = 10. 
ELSE IF ((SAMPLE.GT.275.).AND.(SAMPLE.LE.297.))THEN 
PRIORT =11. 
ELSE IF ((SAMPLE.GT.297.).AND.(SAMPLE.LE.318.))THEN 
PRIORT = 12. 
ELSE IF ((SAMPLE.GT.318.).AND.(SAMPLE.LE.338.))THEN 
PRIORT = 13. 
ELSE IF ((SAMPLE.GT.338.).AND.(SAMPLE.LE.357.))THEN 
PRIORT = 14. 
ELSE IF ((SAMPLE.GT.357.).AND.(SAMPLE.LE.375.))THEN 
PRIORT = 15. 
ELSE IF ((SAMPLE.GT.375.).AND.(SAMPLE.LE.392.))THEN 
PRIORT = 16. 
ELSE IF ((SAMPLE.GT.392.).AND.(SAMPLE.LE.408.))THEN 
PRIORT = 17. 
ELSE IF ((SAMPLE.GT.408.).AND.(SAMPLE.LE.423.))THEN 
PRIORT = 18. 
ELSE IF ((SAMPLE.GT.423.).AND.(SAMPLE.LE.437.))THEN 
PRIORT = 19. 
ELSE IF ((SAMPLE.GT.437.).AND.(SAMPLE.LE.450.))THEN 
PRIORT = 20. 
END IF 
IF ((SAMPLE.GT.450.).AND.(SAMPLE.LE.462.)) PRIORT = 21. 
IF ((SAMPLE.GT.462.).AND.(SAMPLE.LE.473.)) PRIORT = 22. 
IF ((SAMPLE.GT.473.).AND.(SAMPLE.LE.483.)) PRIORT = 23. 
IF ((SAMPLE.GT.483.).AND.(SAMPLE.LE.492.)) PRIORT = 24. 
IF ((SAMPLE.GT.492.).AND.(SAMPLE.LE.500.)) PRIORT = 25. 
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IF ((SAMPLE.GT.500.).AND.(SAMPLE.LE.507.)) PRIORT = 26. 
IF ((SAMPLE.GT.507.).AND.(SAMPLE.LE.513.)) PRIORT = 27. 
IF ((SAMPLE.GT.513.).AND.(SAMPLE.LE.518.)) PRIORT = 28. 
IF ((SAMPLE.GT.518.).AND.(SAMPLE.LE.522.)) PRIORT = 29. 
IF ((SAMPLE.GT.522.).AND.(SAMPLE.LE.525.)) PRIORT = 30. 
IF ((SAMPLE.GT.525.).AND.(SAMPLE.LE.527.)) PRIORT = 31. 
IF (SAMPLE.GT.527) PRIORT = 32. 
RETURN 
END 
C*****FUNCTION PRIORT FOR EIGHT PRIORITY LEVELS 
C FUNCTION PRIORT(DUMMY) 
C COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) .DTNOW, II ,MFA,MSTOP , 
C 1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
C ITNOW.XX(IOO) 
C COMMON/SAGAR/PREVARVL 
C 
C SAMPLE = UNFRMd. ,1000. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-7) REQUESTS 
C 
C ONE = XX(39) 
C TWO = XX(40) 
C THREE = XX(41) 
C FOUR = XX(42) 
C FIVE = XX(43) 
C SIX = XX(44) 
C SEVEN = XX(45) 
C IF (SAMPLE.LE.ONE) THEN 
C PRIORT = 2. 
C ELSE IF ((SAMPLE.GT.ONE).AND.(SAMPLE.LE.TWO))THEN 
C PRIORT = 3. 
C ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.THREE))THEN 
C PRIORT = 4. 
C ELSE IF ((SAMPLE.GT.THREE).AND.(SAMPLE.LE.FOUR))THEN 
C PRIORT = 5. 
C ELSE IF ((SAMPLE.GT.FOUR).AND.(SAMPLE.LE.FIVE))THEN 
C PRIORT = 6. 
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C ELSE IF ((SAMPLE.GT.FIVE).AND.(SAMPLE.LE.SIX))THEN 
C PRIORT = 7. 
C ELSE IF ((SAMPLE.GT.SIX).AND.(SAMPLE.LE.SEVEN))THEN 
C PRIORT = 8. 
C ELSE 
C PRIORT = 1. 
C END IF 
C RETURN 
C END 
Q * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
FUNCTION NXTBUSdPRBUS.IBUS) 
INTEGER IPRBUS, IBUS 
COMMON/SCOMl/ATRIB(lOO),DD(100).DDL(IOO).DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRMT,NNRUN.NNSET,NTAPE,SS(100).SSL(IOO),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION B(ll) 
C 
IF (NNQ(5).EQ.O) GO TO 70 
NEXT = MMFE(5) 
10 IF (NEXT.EQ.O) GO TO 30 
CALL C0PY(-NEXT,5.B) 
KBUS = INT(B(1)) 
IF (KBUS.GT.IBUS) GO TO 20 
NEXT = NSUCR(NEXT) 
GO TO 10 
20 IF ((KBUS.GE.IPRBUS).AND.(IBUS.LT.IPRBUS)) GO TO 70 
NXTBUS = KBUS 
RETURN 
70 NXTBUS = 0 
RETURN 
30 NEXT = MMFE(5) 
IF(IBUS.LT.IPRBUS) GO TO 50 
CALL C0PY(-NEXT,5,B) 
KBUS = INT(B(1)) 
IF (KBUS.GE.IPRBUS) GO TO 50 
NXTBUS = KBUS 
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MODL = A(l) 
IF (MODL.Eq.MODLNO) GO TO 40 
MPEVEN = A(6) 
C****REMOVE THE EVENT FROM THE CALENDER 
IF (MPEVEN.NE.0) CALL RMOVE(-MPEVEN,NCLNR.B) 
40 NEXT = NSUCR(NEXT) 
GO TO 20 
C****SCHEDULE THE ARBITRATION PROCESS 
30 DT = XX(2) * 2.0 
CALL SCHDL(3,DT,BUS) 
RETURN 
END 
c 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
SUBROUTINE ARB 
COMMON/SCOMl/ATRIBdOO) .DD(IOO) ,DDL(100) ,DTNOW, II ,MFA .MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET.NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(11) 
DIMENSION B(ll) 
C 
BUS(l) = ATRIB(l) 
IBUS = BUS(l) 
C***DETERMINE THE HIGHEST PRIORITY LEVEL. 
HPRIORITY =0.0 
N = NNQ(IBUS) 
DO 10 1=1,N 
CALL COPY(I,IBUS,B) 
IF(B(7).GT.HPRIORITY) HPRI0RITY=B(7) 
10 CONTINUE 
C****ONLY THE HIGHEST PRIORITY REQUEST REMAIN IN THE CONTENTION 
NEXT = MMFE(IBUS) 
70 IF(NEXT.EQ.O) GO TO 20 
NNEXT = NSUCR(NEXT) 
CALL RMOVE(-NEXT,IBUS,B) 
IF (B(7).NE.HPRIORITY) THEN 
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B(6) = 0 
CALL FILEM(10,B) 
ELSE 
CALL FILEM(IBUS,B) 
END IF 
NEXT = WNEXT 
GO TO 70 
20 NEXTBUS = MXTBUS(IBUS,IBUS) 
IF (NEXTBUS.EQ.O) GO TO 30 
N = NNQ(IO) 
FLAG =1.0 
IF (W.EQ.O) GO TO 30 
DO 40 1=1,N 
CALL RMOVEd.lO.B) 
B(5) = NEXTBUS 
B(6) = 0 
IF (FLAG.EQ.l) THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP.B) 
B(6) = MPEVEN 
FLAG =0.0 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = NEXTBUS 
NRANK = NFIND(1.5,1,0,RBUS.0.0) 
CALL RM0VE(NRANK,5,BUS) 
END IF 
40 CALL FILEM(NEXTBUS,B) 
C****SCHEDULE ENDSV FOR THE HIGHEST PRIORITY REQUESTS 
30 CALL C0PY(1,IBUS,ATRIB) 
DT = ATRIB(2) 
BUS(l) = IBUS 
CALL SCHDL(4,DT,BUS) 
QUEUE = NNQ(IBUS) 
CALL COLCT(QUEUE,IBUS) 
TQUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE.IPRIO) 
RETURN 
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END 
C**************************************************************** 
C 
c**************************************************************** 
c * * * * *  
c**************************************************************** 
SUBROUTINE ENDSV 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II.MFA.MSTOP, 
1NCLNR,NCRDR.WPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
1TNOW,XX(100) 
COMMOW/SAGAR/PREVARVL 
DIMENSION BUS(11) 
DIMENSION B(ll) 
C 
BUS(l) = ATRIB(l) 
C****REMOVE THE REQUEST FROM THE FILE 
IBUS = BUS(l) 
CALL RM0VE(1,IBUS,ATRIB) 
C****COLLECT STAT ON TIME IN SYSTEM 
TSYS = TNOW - ATRIB(3) 
CALL C0LCT(TSYS,5) 
B(l) = ATRIB(l) 
CALL FILEM(12,B) 
C****TOTAL DATA TRANSFERED BY EACH BUS SO FAR IS CALCULATED HERE 
IF(IBUS.EQ.l) XX(31) = XX(31)+ATRIB(2) 
IF(IBUS.EQ.2) XX(32)= XX(32)+ATRIB(2) 
IF(IBUS.EQ.3) XX(33)= XX(33)+ATRIB(2) 
IF(IBUS.EQ.4) XX(34)= XX(34)+ATRIB(2) 
C***IF MORE REQUESTS OF THE SAME PRIORITY PENDING SCHEDULE THEM 
IF (NNQ(IBUS).EQ.O) GO TO 10 
C***ATRIB(2) OF THE NEXT REQUEST GIVES TIME FOR NEXT SCHEDULE 
CALL C0PY(1,IBUS,ATRIB) 
DT = ATRIB(2)+XX(2) 
CALL SCHDL(4,DT,BUS) 
TQUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE.IPRIO) 
RETURN 
10 CALL FILEM(5,BUS) 
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C***AWY REQUEST WAITING FOR THE CYCLE TO FINISH 
IF (NNq(lO).EQ.O) GO TO 20 
N = NNQ(IO) 
C***COPY THE WAITING REQUESTS FROM FILE IBUS+5 TO FILE IBUS 
DO 30 J=1,N 
CALL RMOVEd.lO.ATRIB) 
ATRIB(5) = IBUS 
CALL FILEM(IBUS,ATRIB) 
30 CONTINUE 
C***START SERVICING THESE REQUESTS 
CALL RM0VE(1,IBUS,ATRIB) 
MPEVEN = MFA 
TP = 2*XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1.5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
RETURN 
C***IF NO REQUEST WAITING PLACE THE BUS IN FILE 5 
20 CALL C0LCT(1.,6) 
RETURN 
END 
c 
c********** 
c**************************************************************** 
SUBROUTINE INTLC 
COMMON/SCOMl/ATRIB(100),DD(100).DDL(100).DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET.NTAPE.SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(11) 
C 
TIME = XX(1)*10 
WRITE (6,20) TIME 
20 FORMAT(5X."INTER ARRIVAL TIME = ".F6.1," nS") 
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PROPTIME = XX(2) * 10 
WRITE (6,21) PROPTIME 
21 FORMAT(5X,"TW0_WAY PROPAGATION DELAY TIME = ",F5.1," nS") 
WBUSES = XX(3) 
WRITE (6,22) NBUSES 
22 F0RMAT(5X,"NUMBER OF PARALLEL BUSES = ",I2) 
NMODULES = XX(4) 
WRITE (6,23) NMODULES 
23 F0RMAT(5X,"NUMBER OF MODULES IN THE SYSTEM = ",I3) 
TWOWRD = XX(5)/10 
WRITE (6,24) TWOWRD 
24 F0RMAT(5X,"TW0 BYTE WORD REQUESTS = " ,F5.1, " '/,") 
TENWRD = (XX(6)-XX(5))/10 
WRITE (6,25) TENWRD 
25 FORMATTM,"TEN BYTE WORD REQUESTS = " ,F5.1, " %") 
ONEKWRD = (1000-XX(6))/10 
WRITE (6,26) ONEKWRD 
26 FORMAT (5X, "ONE K.BYTE WORD REQUESTS = ",F5.1," '/,") 
WRITE (6,27) 
27 F0RMAT(5X,"32 PRIORITY LEVELS IMPLEMENTED") 
C***PLACE ALL THE BUSES IN THE FILE 5 
N = XX(3) 
DO 10 J=1,N 
BUS(L) = J 
10 CALL FILEM(5,BUS) 
C****PLACE ALL THE MODULES RANDOMLY IN FILE 10. 
L = XX(46) 
DO 40 I = 1,L 
N = XX(4) 
DO 30 J=1,N 
K = J+6 
BUS(L) = XX(K)+(I-1)*24 
30 CALL FILEM(12,BUS) 
40 CONTINUE 
BUS(L) = MODULE(DUMMY) 
BUS(2) = TMESSAGE(DUMMY) 
BUS(7) = PRIORT(DUMMY) 
CALL SCHDL(1,0.0,BUS) 
C***SCHEDULE FIRST ARRIVAL EVENT 
RETURN 
END 
C***************************************************************** 
C 
c***************************************************************** 
c 
0**************************************************************** 
c**** 
Q***************************************************************** 
SUBROUTINE OTPUT 
C0MM0N/SC0M1/ATRIB(100),DD(100),DDL(100).DTNOW,II,MFA,MSTQP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C 
C**CALCULATE THE TOTAL DATA TRANSFERED BY EACH BUS 
WRITE(6,10)XX(31) 
10 FORMAT(5X,"DATA TRANSFERED BY BUS 1 : ".Fll.l," WORDS") 
WRITE(6,11)XX(32) 
11 F0RMAT(5X,"DATA TRANSFERED BY BUS 2 : ".Fll.l," WORDS") 
WRITE(6.12)XX(33) 
12 FORMAT(5X,"DATA TRANSFERED BY BUS 3 : Fll.l," WORDS") 
WRITE(6,13)XX(34) 
13 FORMAT(5X,"DATA TRANSFERED BY BUS 4 : Fll.l," WORDS") 
RETURN 
END 
( ] * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  * * * * : ( c * * *  * * * * * * * *  * * * * * * * * * * *  
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Preempt.f 
***************************************************************** 
***************************************************************** 
***** 
***** File: /users/fs2/grads/kenakre/diss/preempt32.f \& 
***** preemptS.f 
***** By; S. W. Kenkare 
***** 
***** Simulation program listing for control acquisition 
***** scheme of PREEMPTION. 
***** 
***** 
***** 
***** 
***** 
***** 
***** 
***** 
***** 
***************************************************************** 
***************************************************************** 
Q * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
DIMENSION NSET(50000) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) .DTNOW, II ,MFA.MSTOP, 
1NCLNR.NCRDR,NPRMT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C****************************************************************  
COMMON qSET(50000) 
EQUIVALENCE (NSET(l).qSET(l)) 
NNSET=50000 
NCRDR=5 
NPRNT=6 
NTAPE=7 
CALL SLAM 
STOP 
END 
Q*************************************************************** 
C**************** 
C**************************************************************** 
SUBROUTINE EVENT(I) 
COMMON/SCOMl/ATRIB(100).DD(100),DDL(100).DTNOW,II,MFA,MSTOP. 
1NCLNR.NCRDR.NPRNT.NNRUN.NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C 
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GO TO (1,2,3,4),I 
1 CALL ARVL 
RETURN 
2 CALL COLSNDTCT 
RETURN 
3 CALL ARB 
RETURN 
4 CALL ENDSV 
RETURN 
END 
C * * * * * * * * * * *  
SUBROUTINE ARVL 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,WPRJIT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION A(10) 
C 
A(l) = MODULE(DUMMY) 
IF (A(l).EQ.O) THEN 
NRANK = NFIND(1,NCLNR,9,0,4.0,0.0) 
IF(NRANK.EQ.O) THEN 
CALL SCHDL(1,4.0,A) 
ELSE 
CALL COPY(NRANK,NCLNR,BUS) 
NEXTT = BUS(10) - TNOW +1.1 
DT = NEXTT 
CALL SCHDLd.DT.A) 
END IF 
ELSE 
A(2) = TMESSAGE(DUMMY) 
A(7) = PRIORT(DUMMY) 
NEXTT = EXP0N(XX(1).1) +1.0 
DT = NEXTT 
CALL SCHDLd.DT.A) 
END IF 
IF (ATRIB(l).EQ.O) GO TO 130 
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TIME = TWOW - PREVARVL 
CALL COLCT(TIME.IO) 
PREVARVL = TMOW 
C****MARK ARRIVAL TIME FOR CURRENT REQUEST 
ATRIB(3) = TMOW 
C****PRIMARY BUS FOR THE MODULE 
MODLNO = INT(ATRIB(1)) 
NBUSES = XX(3) 
IPRBUS = MOD(MODLWO,NBUSES)+1 
ATRIB(4) = IPRBUS 
IBUS = IPRBUS 
PRIORITY = ATRIB(7) 
C****CHECK IF ALL BUSES ARE BUSY 
IF(NNq(5).GT.O) GO TO 20 
C***ALL THE BUSES ARE BUSY. CHECK IF ANY BUS HAS A LOWER PRIORITY 
C***TRANSACTION GOING ON. 
ATRIB(5) = IBUS 
ATRIB(6) = 0 
DO 10 N=IPRBUS,4 
IF (PRIORITY.GT.XX(34+N)) GO TO 40 
10 CONTINUE 
IF (IPRBUS.EQ.l) GO TO 100 
DO 30 N=1,(IPRBUS-1) 
IF (PRIORITY.GT.XX(34+N)) GO TO 40 
30 CONTINUE 
C***NO BUS HAS A LOWER PRIORITY TRANSACTION. WAIT FOR A FREE BUS 
100 CALL FILEM(IO.ATRIB) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(l.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
130 RETURN 
40 XX(34+N) = PRIORITY 
CALL FILEM(N+5,ATRIB) 
IF (ATRIB(2).Eq.2.0) CALL CDLCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(l.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1..9) 
RETURN 
C****FREE BUS AVAILABLE 
C****IF THERE IS ONLY ONE BUS CONTEND FOR IT 
20 IF (NNQ(5).GT.l) GO TO 50 
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CALL COPY (1,5,BUS) 
IBUS = BUS(l) 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEW = MFA 
TP = XX(2) 
C****CHECK FOR COLLISION 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEM 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1.5,1,0.RBUS.0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
50 CONTINUE 
C****SEARCH FOR PRIMARY BUS 
NEXT = MMFE(5) 
60 IF (NEXT.EQ.O) GO TO 80 
CALL COPY("NEXT,5,BUS) 
KBUS = INT(BUS(1)) 
IF (KBUS.EQ.IPRBUS) GO TO 70 
NEXT = NSUCR(NEXT) 
GO TO 60 
C****PRIMARY BUS IS FREE. 
70 ATRIB(5) = KBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(KBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = KBUS 
NRANK = NFIND(1.5,1,0.RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
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IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1..8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
C****PRIMARY BUS MOT FOUND, SELECT THE BUS WITH LEAST BUS-DISTANCE. 
80 IBUS = NXTBUS(IPRBUS.IBUS) 
IF (IBUS.EQ.O) THEN 
WRITE(6,90) 
90 FORMAT(5X,"ERROR IN BUS SELECTION") 
END IF 
ATRIB(5) = IBUS 
C****poiWTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REM0VE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1,5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(l.,7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
C 
c************************************************************* 
C****FUNCTION MODULE DETERMINES THE MODULE # GENERATING REQUEST 
c ************************************************************* 
FUNCTION MODULE(DUMMY) 
COMMON/SCOMl/ATRIBdOO) .DD(IOO) ,DDL(100) .DTNGW, II ,MFA,MSTOP, 
1NCLNR.NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(10) 
C 
IF(NNQ(11).GT.O) GO TO 10 
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MODULE = 0 
RETURN 
10 CALL RM0VE(1,11,A) 
MODULE = A(l) 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
C****FUNCTION MESSAGE ASSIGNS EACH REQUEST THE LENGTH OF THE 
C****DATA PACKET 
FUNCTION TMESSAGE(DUMMY) 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100).SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UNFRMCl.,1000.,1) 
C 
C*******'TWO' DECIDES THE PROBABILITY DISTRIBUTION OF TWO WORD 
C*******MESSAGES 
C*******TWO = 100 ==> 10 % MESSAGES ARE TWO WORD LENGTH 
C 
TWO = XX(5) 
TEN = XX(6) 
IF (SAMPLE.LE.TWO) THEN 
TMESSAGE =2.0 
ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.TEN)) THEN 
TMESSAGE =18.0 
ELSE IF (SAMPLE.GT.TEN) THEN 
TMESSAGE = 258.0 
END IF 
RETURN 
END 
C 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
FUNCTION PRIORT(DUMMY) 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II.MFA,MSTOP, 
lMCLWR,NCRDR,NPRWT,MRUN,MSET,mPE,SS(lOO) ,SSL(100) ,TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UMFRMd. ,528. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRIORITY(I-32) REQUESTS 
C 
IF (SAMPLE.LE.32.) THEM 
PRIORT =1. 
ELSE IF ((SAMPLE.GT.32.).AMD.(SAMPLE.LE.63.))THEM 
PRIORT = 2. 
ELSE IF ((SAMPLE.GT.63.).AMD.(SAMPLE.LE.93.))THEN 
PRIORT =3. 
ELSE IF ((SAMPLE.GT.93.).AMD.(SAMPLE.LE.122.))THEM 
PRIORT = 4. 
ELSE IF ((SAMPLE.GT.122.).AMD.(SAMPLE.LE.150.))THEM 
PRIORT = 5. 
ELSE IF ((SAMPLE.GT.150.).AMD.(SAMPLE.LE.177.))THEM 
PRIORT = 6. 
ELSE IF ((SAMPLE.GT.177.).AMD.(SAMPLE.LE.203.))THEN 
PRIORT = 7. 
ELSE IF ((SAMPLE.GT.203.).AMD.(SAMPLE.LE.228.))THEN 
PRIORT = 8. 
ELSE IF ((SAMPLE.GT.228.).AMD.(SAMPLE.LE.252.))THEM 
PRIORT = 9. 
ELSE IF ((SAMPLE.GT.252.).AMD.(SAMPLE.LE.275.))THEM 
PRIORT = 10. 
ELSE IF ((SAMPLE.GT.275.).AMD.(SAMPLE.LE.297.))THEM 
PRIORT =11. 
ELSE IF ((SAMPLE.GT.297.).AMD.(SAMPLE.LE.318.))THEN 
PRIORT =12. 
ELSE IF ((SAMPLE.GT.318.).AMD.(SAMPLE.LE.338.))THEM 
PRIORT = 13. 
ELSE IF ((SAMPLE.GT.338.).AMD.(SAMPLE.LE.357.))THEM 
PRIORT = 14. 
ELSE IF ((SAMPLE.GT.357.).AMD.(SAMPLE.LE.375.))THEM 
PRIORT = 15. 
ELSE IF ((SAMPLE.GT.375.).AND.(SAMPLE.LE.392.))THEM 
PRIORT = 16. 
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ELSE IF ((SAMPLE.GT.392.).AND.(SAMPLE.LE.408.))THEN 
PRIORT = 17. 
ELSE IF ((SAMPLE.GT.408.).AND.(SAMPLE.LE.423.))THEN 
PRIORT = 18. 
ELSE IF ((SAMPLE.GT.423.).AND.(SAMPLE.LE.437.))THEN 
PRIORT = 19. 
ELSE IF ((SAMPLE.GT.437.).AND.(SAMPLE.LE.450.))THEN 
PRIORT = 20. 
END IF 
IF ((SAMPLE.GT.450 ).AND. (SAMPLE.LE.462.) ) PRIORT = 21 
IF ((SAMPLE.GT.462 ).AND. (SAMPLE.LE.473.) ) PRIORT = 22 
IF ((SAMPLE.GT.473 ).AND. (SAMPLE.LE.483.) ) PRIORT = 23 
IF ((SAMPLE.GT.483 ).AND. (SAMPLE.LE.492.) ) PRIORT = 24 
IF ((SAMPLE.GT.492 ).AND. (SAMPLE.LE.500.) ) PRIORT = 25 
IF ((SAMPLE.GT.500 ).AND. (SAMPLE.LE.507.) ) PRIORT = 26 
IF ((SAMPLE.GT.507 ).AND. (SAMPLE.LE.513.) ) PRIORT = 27 
IF ((SAMPLE.GT.513 ).AND. (SAMPLE.LE.518.) ) PRIORT = 28 
IF ((SAMPLE.GT.518 ).AND. (SAMPLE.LE.522.) ) PRIORT = 29 
IF ((SAMPLE.GT.522 ).AND. (SAMPLE.LE.525.) ) PRIORT = 30 
IF ((SAMPLE.GT.525 ).AND. (SAMPLE.LE.527.) ) PRIORT = 31 
IF (SAMPLE.GT.527) PRIORI = 32. 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  c  
C*****FUNCTION PRIORT FOR EIGHT PRIORITY LEVELS 
C***************************************************************** 
C FUNCTION PRIORT(DUMMY) 
C COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) ,DTNOW,II,MFA,MSTOP, 
C INCLNR.NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(IOO),SSL(100).TNEXT, 
C 1TN0W,XX(100) 
C COMMON/SAGAR/PREVARVL 
CC 
C SAMPLE = UNFRMd. ,1000. ,2) 
CC 
CC*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-7) REQUESTS 
C 
C ONE = XX(39) 
C TWO = XX(40) 
C THREE = XX(41) 
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C FOUR = XX(42) 
C FIVE = XX(43) 
C SIX = XX(44) 
C SEVEN = XX(45) 
C IF (SAMPLE.LE.ONE) THEM 
C PRIORI = 2. 
C ELSE IF ((SAMPLE.GT.ONE).AND.(SAMPLE.LE.TWO))THEN 
C PRIORT = 3. 
C ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.THREE))THEN 
C PRIORT = 4. 
C ELSE IF ((SAMPLE.GT.THREE).AND.(SAMPLE.LE.FOUR))THEN 
C PRIORT = 5. 
C ELSE IF ((SAMPLE.GT.FOUR).AND.(SAMPLE.LE.FIVE))THEN 
C PRIORT = 6. 
C ELSE IF ((SAMPLE.GT.FIVE).AND.(SAMPLE.LE.SIX))THEN 
C PRIORT = 7. 
C ELSE IF ((SAMPLE.GT.SIX).AND.(SAMPLE.LE.SEVEN))THEN 
C PRIORT = 8. 
C ELSE 
C PRIORT = 1. 
C END IF 
C RETURN 
C END 
C**************************************************************** c 
C*************************************************************** 
c***** 
c***************************************************************** 
FUNCTION NXTBUS(IPRBUS,IBUS) 
INTEGER IPRBUS, IBUS 
COMMON/SCOMl/ATRIBdOO) .DD(IOO) .DDL(IOO) ,DTNOW, II .MFA.MSTOP, 
INCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION B(10) 
C 
IF (NNQ(5).EQ.O) GO TO 70 
NEXT = MMFE(5) 
10 IF (NEXT.EQ.O) GO TO 30 
CALL C0PY(-NEXT,5,B) 
KBUS = INT(B(1)) 
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IF (KBUS.GT.IBUS) GO TO 20 
NEXT = WSUCR(NEXT) 
GO TO 10 
20 IF ((KBUS.GE.IPRBUS).AND.(IBUS.LT.IPRBUS)) GO TO 70 
NXTBUS = KBUS 
RETURN 
70 NXTBUS = 0 
RETURN 
30 NEXT = MMFE(5) 
IF(IBUS.LT.IPRBUS) GO TO 50 
CALL C0PY(-NEXT,5.B) 
KBUS = INT(B(1)) 
IF (KBUS.GE.IPRBUS) GO TO 50 
NXTBUS = KBUS 
RETURN 
50 NXTBUS = 0 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c******* 
Q**************************************************************** 
SUBROUTINE COLSNDTCT 
COMMON/SCOHl/ATRIBdOO) ,DD(100) ,DDL(100) ,DTNOW. II .MFA .MSTOP, 
lNCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE.SS(iOO),SSL(100).TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(10) 
DIMENSION B(10) 
DIMENSION BUS(10) 
C 
IPRBUS = ATRIB(4) 
IBUS = ATRIB(5) 
MODLNO = ATRIB(l) 
BUS(l) = IBUS 
C****CHECK FOR COLLISION 
IF(NNQ(IBUS).GT.l) GO TO 10 
C****NO COLLISION, START THE DATA TRANSFER 
C****SCHEDULE THE END OF SERVICE 
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DT = ATRIB(2) 
CALL SCHDL(4.DT,BUS) 
CALL COLCTd. ,IBUS) 
XX(34+IBUS) = ATRIB(7) 
TqUEUE = TNOW -ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE,IPRIO) 
RETURN 
C****COLLISION HAS OCCURED AND DETECTED. REMOVE OTHER COLSNDTCT 
C****EVENTS FOR THIS BUS. 
10 NEXT = MMFE(IBUS) 
C**** IF NEXT.EQ.O IT IS END OF FILE 
20 IF (NEXT.EQ.O) GO TO 30 
CALL COPY(-NEXT,IBUS,A) 
MODL = A(l) 
IF (MODL.EQ.MODLNO) GO TO 40 
MPEVEM = A(6) 
C****REMOVE THE EVENT FROM THE CALENDER 
IF (MPEVEN.NE.O) CALL RMOVE(-MPEVEN,NCLNR,B) 
40 NEXT = NSUCR(NEXT) 
GO TO 20 
C****SCHEDULE THE ARBITRATION PROCESS 
30 DT = 2*XX(2)  
CALL SCHDL(3,DT,BUS) 
RETURN 
END 
c 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c***** 
c**************************************************************** 
SUBROUTINE ARB 
COMMON/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT.NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION B(10) 
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BUS(l) = ATRIB(l) 
IBUS = BUS(l) 
JBUS = 0 
C***DETERMINE THE HIGHEST PRIORITY LEVEL. 
HPRIORITY =0.0 
M = NNQ(IBUS) 
DO 10 1=1,M 
CALL CQPY(I,IBUS,B) 
IF(B(7).GT.HPRIORITY) HPRI0RITY=B(7) 
10 CONTINUE 
C****ONLY THE HIGHEST PRIORITY REQUEST REMAIN IN THE CONTENTION 
XX(34+IBUS) = HPRIORITY 
NEXT = MMFE(IBUS) 
70 IF(NEXT.EQ.O) GO TO 20 
CALL COPY(-NEXT,IBUS.B) 
PRIORITY = B(7) 
NNEXT = NSUCR(NEXT) 
IF(PRIORITY.EQ.HPRIORITY) GO TO 30 
CALL RMOVE(-NEXT,IBUS,B) 
C****LOWER PRIORITY REQUESTS WITHDRAW FROM THE CONTENTION 
C****CHECK FOR ANYOTHER FREE BUS 
JBUS = WXTBUS(IBUS,IBUS) 
IF (JBUS.EQ.O) THEN 
B(6) = 0 
PRIORITY = B(7) 
DO 100 N=IPRBUS,4 
IF (PRIORITY.GT.XX(34+N)) GO TO 101 
100 CONTINUE 
IF (IPRBUS.EQ.l) GO TO 102 
DO 103 N=1,(IPRBUS-1) 
IF (PRIORITY.GT.XX(34+M)) GO TO 101 
103 CONTINUE 
C***NO BUS HAS A LOWER PRIORITY TRANSACTION. WAIT FOR A FREE BUS 
102 CALL FILEM(10,B) 
GO TO 30 
101 XX(34+N) = PRIORITY 
CALL FILEM(N+5,B) 
GO TO 30 
END IF 
60 B(5) = JBUS 
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B(6) = 0 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP,B) 
B(6) = MPEVEN 
CALL FILEM(JBUS,B) 
30 NEXT = NNEXT 
GO TO 70 
C****SCHEDULE ENDSV FOR THE HIGHEST PRIORITY REQUESTS 
20 IF((JBUS.NE.O).AND.(NNq(JBUS).NE.O)) THEN 
REUS = JBUS 
NRANK = NFIMD(1.5,1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
END IF 
CALL COPYd.IBUS.ATRIB) 
DT = ATRIB(2) 
BUS(l) = IBUS 
CALL SCHDL(4.DT,BUS) 
QUEUE = NNQ(IBUS) 
CALL COLCT(QUEUE,IBUS) 
TQUEUE = TNOW -ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE,IPRIO) 
RETURN 
END 
********* 
C 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
SUBROUTINE ENDSV 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) ,DTNOW, II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION B(10) 
C 
BUS(l) = ATRIB(l) 
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C****REMOVE THE REQUEST FROM THE FILE 
IBUS = BUS(l) 
CALL RM0VE(1,IBUS,ATRIB) 
C****C0LLECT STAT OM TIME IN SYSTEM 
TSYS = TMOW - ATRIB(3) 
CALL CQLCT(TSYS,5) 
B(l) = ATRIB(l) 
CALL FILEM(11,B) 
C****TOTAL DATA TRANSFERED BY EACH BUS SO FAR IS CALCULATED HERE 
IF(IBUS.Eq.l) XX(31) = XX(31)+ATRIB(2) 
IF(IBUS.EQ.2) XX(32)= XX(32)+ATRIB(2) 
IF(IBUS.EQ.3) XX(33)= XX(33)+ATRIB(2) 
IF(IBUS.EQ.4) XX(34)= XX(34)+ATRIB(2) 
IF (ATRIB(7).EQ.XX(34+IBUS)) GO TO 40 
C**** HIGHER PRIORITY REQUEST WAITING RE-ARBITRATE 
CALL FILEM(5,BUS) 
M = NNQ(IBUS) 
DO 60 J = l.N 
CALL RMOVE(J,IBUS,ATRIB) 
ATRIB(6) = 0 
CALL FILEM(IBUS,ATRIB) 
60 CONTINUE 
N = NNq(IBUS+5) 
DO 50 J = l.N 
CALL RM0VE(1,IBUS+5,ATRIB) 
ATRIB(5) = IBUS 
CALL FILEM(IBUS,ATRIB) 
50 CONTINUE 
CALL RMOVEd.IBUS.ATRIB) 
MPEVEN = MFA 
TP = 2*XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
REUS = IBUS 
NRANK = NFINDd.S.l.O.RBUS.O.O) 
CALL RM0VE(NRANK.5.BUS) 
RETURN 
C***IF MORE REQUESTS OF THE SAME PRIORITY PENDING SCHEDULE THEM 
40 IF (NNq(IBUS).EQ.O) GO TO 10 
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C***ATRIB(2) OF THE NEXT REQUEST GIVES TIME FOR NEXT SCHEDULE 
CALL C0PY(1,IBUS,ATRIB) 
DT = ATRIB(2)+XX(2) 
CALL SCHDL(4,DT.BUS) 
TQUEUE = TNOW -ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCTCTQUEUE,IPRIO) 
RETURN 
10 CALL FILEM(5.BUS) 
C***ANY REQUEST WAITING FOR THE CYCLE TO FINISH 
IF (NNQdO) .EQ.O) GO TO 20 
N = NNQClO) 
C***C0PY THE WAITING REQUESTS FROM FILE IBUS+5 TO FILE IBUS 
DO 30 J=1,N 
CALL RM0VE(1,10,ATRIB) 
ATRIB(5) = IBUS 
CALL FILEM(IBUS,ATRIB) 
30 CONTINUE 
C***START SERVICING THESE REQUESTS 
CALL RM0VE(1,IBUS,ATRIB) 
MPEVEN = MFA 
TP = 2*XX(2)  
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS.ATRIB) 
RBUS = IBUS 
NRANK = NFIND(1.5,1.0.RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
RETURN 
C***IF NO REQUEST WAITING PLACE THE BUS IN FILE 5 
20 CALL C0LCT(1..6) 
RETURN 
END 
c 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c********** 
c************************************************************ 
SUBROUTINE INTLC 
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COMMOW/SCOMl/ATRIB(lOO),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1MCLNR,NCRDR,WPRMT,NMUN,MSET,MTAPE,SS(100) ,SSL(100) ,TNEXT, 
1TNOW,XX(100) 
COMMOM/SAGAR/PREVARVL 
DIMENSION BUS(10) 
C 
TIME = XX(1)*10 
WRITE (6,20) TIME 
20 FORMAT(5X,"INTER ARRIVAL TIME = ",F6.1," nS") 
PROPTIME = XX(2) * 10 
WRITE (6,21) PROPTIME 
21 FORMAT(5X,"TW0_WAY PROPAGATION DELAY TIME = ",F5.1," nS") 
NBUSES = XX(3) 
WRITE (6,22) NBUSES 
22 F0RMAT(5X,"NUMBER OF PARALLEL BUSES = ",I2) 
NMODULES = XX(4) 
WRITE (6,23) NMODULES 
23 F0RMAT(5X,"NUMBER OF MODULES IN THE SYSTEM = ",I3) 
TWOWRD = XX(5)/10 
WRITE (6,24) TWOWRD 
24 FORMAT(5X,"TWO BYTE WORD REQUESTS = ",F5.1," %") 
TENWRD = (XX(6)-XX(5))/10 
WRITE (6,25) TENWRD j 
25 F0RMAT(5X,"TEN BYTE WORD REQUESTS = ;",F5.1," %") 
ONEKWRD = (1000-XX(6))/10 
WRITE (6,26) ONEKWRD 
26 FORMAT (5X, "ONE K.BYTE WORD REQUESTS f ",F5.1," '/.") 
C***PLACE ALL THE BUSES IN THE FILE 5 
N = XX(3) 
DO 10 J=1,N 
BUS(l) = J 
10 CALL FILEM(5,BUS) 
C****PLACE ALL THE MODULES RANDOMLY IN FILE 10. 
L = XX(46) 
DO 40 I = 1,L 
N = XX(4) 
DO 30 J=1,N 
K = J+6 
BUS(l) = XX(K)+(I-1)*24 
30 CALL FILEM(11,BUS) 
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40 CONTINUE 
BUS(l) = MODULE(DUMMY) 
BUS(2) = TMESSAGE(DUMMY) 
BUS(7) = PRIORT(DUMMY) 
CALL SCHDL(1,0.0,BUS) 
C***SCHEDULE FIRST ARRIVAL EVENT 
RETURN 
END 
C 
c*************************************************************** 
c 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c**** 
c*************************************************************** 
SUBROUTINE OTPUT 
COMMON/SCQMl/ATRIBdOO) ,DD(100) ,DDL(100) .DTNOW, II ,MFA,MSTOP, 
1NCLNR.NCRDR,NPRNT.NNRUN,NNSET,NTAPE.SS(100),SSL(100).TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C 
C**CALCULATE THE TOTAL DATA TRANSFERED BY EACH BUS 
WRITE(6,10)XX(31) 
10 F0RMAT(5X,"DATA TRANSFERED 
WRITE(6,11)XX(32) 
11 FORMAT(5X,"DATA TRANSFERED 
WRITE(6,12)XX(33) 
12 FORMAT(5X,"DATA TRANSFERED 
WRITE(6,13)XX(34) 
13 FORMAT(5X."DATA TRANSFERED 
RETURN 
END 
***************************************************************** 
BY BUS 1 : ".Fll.l," WORDS") 
BY BUS 2 : Fll.l," WORDS") 
BY BUS 3 : ".Fll.l," WORDS") 
BY BUS 4 ; Fll.l," WORDS") 
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Purepriority.f 
***************************************************************** 
***************************************************************** 
***** 
***** File: /users/fs2/grads/kenakre/diss/pureprio32.f \& 
***** pureprioS.f 
***** By: S. W. Kenkare 
***** 
***** Simulation program listing for control acquisition 
***** scheme of PUREPRORITY. 
***** 
***** 
***** 
***** 
***** 
***** 
***** 
***** 
***** 
***************************************************************** 
***************************************************************** 
Q*************************************************************** 
DIMENSION NSET(50000) 
COMMON/SCOMl/ATRIBdOO) .DD(IOO) ,DDL(100) .DTNOW,II,MFA.MSTOP, 
1NCLNR,NCRDR,NPRNT.NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
C*****************************************************************  
COMMON QSET(50000) 
EQUIVALENCE (NSETd) . qSET(l) ) 
NNSET=50000 
NCRDR=5 
NPRNT=6 
NTAPE=7 
CALL SLAM 
STOP 
END 
Q * * * * * * * * * * * * * * *************************************************** 
C**************** 
C ***************************************************************** 
SUBROUTINE EVENT(I) 
COMMON/SCOMl/ATRIBdOO) .DD(IOO) ,DDL(100),DTNOW. II ,MFA ,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TNOW,XX(100) 
COMMON/SAGAR/PREVARVL 
C 
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GO TO (1,2,3,4),! 
1 CALL ARVL 
RETURN 
2 CALL COLSNDTCT 
RETURN 
3 CALL ARB 
RETURN 
4 CALL ENDSV 
RETURN 
END 
C * * * * * * * * * * *  
SUBROUTINE ARVL 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100),DTNOW, II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION A(10) 
C 
A(l) = MODULE(DUMMY) 
IF (A(l).Eq.O) THEN 
NRANK = NFIND(1,NCLNR.9,0,4.0,0.0) 
IF (NRANK.EQ.O) THEN 
CALL SCHDL(1,4.0,A) 
ELSE 
CALL CQPY(NRANK,NCLNR,BUS) 
NT = BUS(10) - TNOW +1.1 
DT = NT 
CALL SCHDL(1,DT,A) 
END IF 
ELSE 
A(2) = TMESSAGE(DUMMY) 
A(7) = PRIORT(DUMMY) 
NT = EXP0N(XX(1),1) +1.0 
DT = NT 
CALL SCHDL(1,DT,A) 
END IF 
IF (ATRIB(l).EQ.O) GO TO 10 
TIME = TMOW - PREVARVL 
CALL C0LCT(TIME,10) 
PREVARVL = TMOW 
C****MARK ARRIVAL TIME FOR CURRENT REQUEST 
ATRIB(3) = TNOW 
C****PRIMARY BUS FOR THE MODULE 
MODLNO = IWT(ATRIB(1)) 
NBUSES = XX(3) 
IPRBUS = MOD(MODLNO,NBUSES)+1 
ATRIB(4) = IPRBUS 
IBUS = IPRBUS 
ATRIB(5) = IPRBUS 
PRIORITY = ATRIB(7) 
C****CHECK IF ALL BUSES ARE BUSY 
IF(NNq(5).GT.O) GO TO 20 
C***ALL THE BUSES ARE BUSY. 
ATRIB(6) = 0 
CALL FILEM(10,ATRIB) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).Eq.18.0) CALL C0LCT(l.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
10 RETURN 
C****FREE BUS AVAILABLE 
C****IF THERE IS ONLY ONE BUS CONTEND FOR IT 
20 IF (NNQ(5).GT.l) GO TO 50 
CALL COPY (1,5,BUS) 
IBUS = BUS(l) 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
TP = XX(2) 
C****CHECK FOR COLLISION 
CALL SCHDL(2,TP.ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(IBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
RBUS = IBUS 
NRANK = NFIND(1,5,1,0.RBUS,0.0) 
CALL RM0VE(NRANK,5.BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
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IF (ATRIB(2).EQ.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
50 CONTINUE 
C****SEARCH FOR PRIMARY BUS 
NEXT = MMFE(5) 
60 IF (NEXT.EQ.O) GO TO 80 
CALL C0PY(-MEXT,5.BUS) 
KBUS = INT (BUS (D) 
IF (KBUS.EQ.IPRBUS) GO TO 70 
NEXT = NSUCR(NEXT) 
GO TO 60 
C****PRIMARY BUS IS FREE. 
70 ATRIB(5) = KBUS 
C****P0INTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEM(KBUS,ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = KBUS 
NRANK = NFIND(1,5.1,0,RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
IF (ATRIB(2).Eq.2.0) CALL C0LCT(1.,7) 
IF (ATRIB(2).Eq.18.0) CALL C0LCT(1.,8) 
IF (ATRIB(2).Eq.258.0) CALL C0LCT(1..9) 
RETURN 
C****PRIMARY BUS NOT FOUND. SELECT THE BUS WITH LEAST BUS-DISTANCE. 
80 IBUS = NXTBUSdPRBUS.IBUS) 
IF (IBUS.EQ.O) THEN 
WRITE(6,90) 
90 FORMAT(5X,"ERROR IN BUS SELECTION") 
END IF 
ATRIB(5) = IBUS 
C****POINTER TO THE EVENT COLSNDTCT 
MPEVEN = MFA 
C****CHECK FOR COLLISION 
TP = XX(2) 
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CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEMdBUS.ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = IBUS 
NRAMK = MFIWD(1,5,1,0,RBUS.0.0) 
CALL RM0VE(MRANK.5,BUS) 
IF (ATRIB(2).EQ.2.0) CALL C0LCT(1..7) 
IF (ATRIB(2).EQ.18.0) CALL C0LCT(1..8) 
IF (ATRIB(2).EQ.258.0) CALL C0LCT(1.,9) 
RETURN 
END 
C*************************************************************** 
c 
c*************************************************************** 
C****FUNCTION MODULE DETERMINES THE MODULE # GENERATING REQUEST 
************************************************** 
FUNCTION MODULE(DUMMY) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) .DTNOW, II ,MFA.MSTOP, 
lNCLNR,NCRDR,NPRNT.NNRUN,NNSET,NTAPE,SS(iOO),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(10) 
C 
IF (NNq(12).GT.O) GO TO 10 
MODULE = 0 
RETURN 
10 CALL RM0VE(1,12,A) 
MODULE = A(l) 
RETURN 
END 
C*************************************************************** 
c 
c*************************************************************** 
C****FUNCTION MESSAGE ASSIGNS EACH REQUEST THE LENGTH OF THE 
C****DATA PACKET 
FUNCTION TMESSAGE(DUMMY) 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100),DTNOW,II,MFA,MSTOP. 
1NCLNR.NCRDR,NPRNT.NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
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1TW0W,XX(100) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UNFRMd. ,1000. ,1) 
C 
C*******'TWO' DECIDES THE PROBABILITY DISTRIBUTION OF TWO WORD 
C*******MESSAGES 
C*******TWO = 100 ==> 10 % MESSAGES ARE TWO WORD LENGTH 
C 
TWO = XX(5) 
TEN = XX(6) 
IF (SAMPLE.LE.TWO) THEM 
TMESSAGE =2.0 
ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.TEN)) THEN 
TMESSAGE =18.0 
ELSE IF (SAMPLE.GT.TEN) THEN 
TMESSAGE = 258.0 
END IF 
RETURN 
END 
c 
c**************************************************************** 
FUNCTION PRIORT(DUMMY) 
COMMON/SCOMl/ATRIBdOO) .DD(IOO) .DDL(IOO) .DTNOW, II .MFA.MSTOP, 
INCLNR,NCRDR.NPRNT.NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
lTNOW,XX(lOO) 
COMMON/SAGAR/PREVARVL 
C 
SAMPLE = UNFRMd. ,528. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(l-32) REQUESTS 
C 
IF (SAMPLE.LE.32.) THEN 
PRIORT = 1. 
ELSE IF ((SAMPLE.GT.32.).AND.(SAMPLE.LE.63.))THEN 
PRIORT =2. 
ELSE IF ((SAMPLE.GT.63.).AND.(SAMPLE.LE.93.))THEN 
PRIORT = 3. 
ELSE IF ((SAMPLE.GT.93.).AND.(SAMPLE.LE.122.))THEN 
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PRIORI = 4. 
ELSE IF ((SAMPLE.GI.122. 
PRIORI = 5. 
ELSE IF ((SAMPLE.GI.150. 
PRIORI = 6. 
ELSE IF ((SAMPLE.GI.177. 
PRIORI = 7. 
ELSE IF ((SAMPLE.GT.203. 
PRIORI = 8. 
ELSE IF ((SAMPLE.GT.228. 
PRIORI = 9. 
ELSE IF ((SAMPLE.GT.252. 
PRIORI = 10. 
ELSE IF ((SAMPLE.GI.275. 
PRIORI =11. 
ELSE IF ((SAMPLE.GT.297. 
PRIORI = 12. 
ELSE IF ((SAMPLE.GI.318. 
PRIORI = 13. 
ELSE IF ((SAMPLE.GT.338. 
PRIORI = 14. 
ELSE IF ((SAMPLE.GT.357. 
PRIORI = 15. 
ELSE IF ((SAMPLE.GI.375. 
PRIORI = 16. 
ELSE IF ((SAMPLE.GT.392. 
PRIORI = 17. 
ELSE IF ((SAMPLE.GT.408. 
PRIORI = 18. 
ELSE IF ((SAMPLE.GI.423. 
PRIORI = 19. 
ELSE IF ((SAMPLE.GI.437. 
PRIORI = 20. 
END IF 
IF ((SAMPLE.GI.450.).AND 
IF ((SAMPLE.GI.462.).AND 
IF ((SAMPLE.GI.473.).AND 
IF ((SAMPLE.QI.483.).AND 
IF ((SAMPLE.GI.492.).AND 
IF ((SAMPLE.GI.500.).AND 
•AND.(SAMPLE.LE.150. 
•AND.(SAMPLE.LE.177. 
.AND.(SAMPLE.LE.203. 
•AND.(SAMPLE.LE.228. 
•AND.(SAMPLE.LE.252. 
,AND.(SAMPLE.LE.275. 
.AND.(SAMPLE.LE.297. 
•AND.(SAMPLE.LE.318. 
.AMD.(SAMPLE.LE.338. 
.AND.(SAMPLE.LE.357. 
.AND.(SAMPLE.LE.375. 
.AND.(SAMPLE.LE.392. 
.AMD.(SAMPLE.LE.408, 
.AND.(SAMPLE.LE.423. 
•AMD.(SAMPLE.LE.437. 
•AMD.(SAMPLE.LE.450, 
(SAMPLE.LE.462.)) PRIORI =21, 
(SAMPLE.LE.473.)) PRIORI = 22, 
(SAMPLE.LE.483.)) PRIORI = 23, 
(SAMPLE.LE.492.)) PRIORI = 24, 
(SAMPLE.LE.500.)) PRIORI = 25, 
(SAMPLE.LE.507.)) PRIORI = 26. 
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IF ((SAMPLE.GT.507.).AND.(SAMPLE.LE.513.)) PRIORT = 27. 
IF ((SAMPLE.GT.513.).AND.(SAMPLE.LE.518.)) PRIORT = 28. 
IF ((SAMPLE.GT.518.).AND.(SAMPLE.LE.522.)) PRIORT = 29. 
IF ((SAMPLE.GT.522.).AND.(SAMPLE.LE.525.)) PRIORT = 30. 
IF ((SAMPLE.GT.525.).AND.(SAMPLE.LE.527.)) PRIORT = 31. 
IF (SAMPLE.GT.527) PRIORT = 32. 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  Q 
C*****FUNCTION PRIORT FOR EIGHT PRIORITY LEVELS 
C FUNCTION PRIORT(DUMMY) 
C COMMON/SCOM1/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
C 1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
C lTNOW,XX(lOO) 
C COMMON/SAGAR/PREVARVL 
C 
C SAMPLE = UNFRMd. ,1000. ,2) 
C 
C*******DETERMINES THE MIX OF HIGHER PRI0RITY(1-7) REQUESTS 
C 
C ONE = XX(39) 
C TWO = XX(40) 
C THREE = XX(41) 
C FOUR = XX(42) 
C FIVE = XX(43) 
C SIX = XX(44) 
C SEVEN = XX(45) 
C IF (SAMPLE.LE.ONE) THEN 
C PRIORT = 2. 
C ELSE IF ((SAMPLE.GT.ONE).AND.(SAMPLE.LE.TWO))THEN 
C PRIORT = 3. 
C ELSE IF ((SAMPLE.GT.TWO).AND.(SAMPLE.LE.THREE))THEN 
C PRIORT = 4. 
C ELSE IF ((SAMPLE.GT.THREE).AND.(SAMPLE.LE.FOUR))THEN 
C PRIORT = 5. 
C ELSE IF ((SAMPLE.GT.FOUR).AND.(SAMPLE.LE.FIVE))THEN 
C PRIORT = 6. 
C ELSE IF ((SAMPLE.GT.FIVE).AND.(SAMPLE.LE.SIX))THEN 
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C PRIORI = 7. 
C ELSE IF ((SAMPLE.GT.SIX).AMD.(SAMPLE.LE.SEVEN))THEM 
C PRIORI = 8. 
C ELSE 
C PRIORI = 1. 
C END IF 
C RETURN 
C END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  c  
c**************************************************************** 
c***** 
c**************************************************************** 
FUNCTION NXIBUSdPRBUS.IBUS) 
INIEGER IPRBUS, IBUS 
COMMON/SCOM1/AIRIB(100),DD(100),DDL(100).DINOW,II,MFA,MSIOP, 
1NCLNR,NCRDR,NPRNI,NNRUN,NNSEI,NIAPE.SS(100),SSL(100).INEXI, 
lINOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION B(10) 
C 
IF (NNQ(5).EQ.O) GO 10 70 
NEXI = MMFE(5) 
10 IF (NEXI.EQ.O) GO 10 30 
CALL COPY(-NEXI,5,B) 
KBUS = INT(B(1)) 
IF (KBUS.GI.IBUS) GO 10 20 
NEXI = NSUCR(NEXI) 
GO 10 10 
20 IF ((KBUS.GE.IPRBUS).AND.(IBUS.LI.IPRBUS)) GO 10 70 
NXIBUS = KBUS 
REIURN 
70 NXIBUS = 0 
REIURN 
30 NEXI = MMFE(5) 
IF(IBUS.LI.IPRBUS) GO 10 50 
CALL COPY(-NEXI,5,B) 
KBUS = INI(B(1)) 
IF (KBUS.GE.IPRBUS) GO TO 50 
NXIBUS = KBUS 
REIURN 
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50 NXTBUS = 0 
RETURN 
END 
c 
c * * * * * * * * ******************************************************** 
c******* 
c**************************************************************** 
SUBROUTINE COLSNDTCT 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100),DTNOW, II .MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION A(IO) 
DIMENSION B(10) 
DIMENSION BUS(10) 
C 
IPRBUS = ATRIB(4) 
IBUS = ATRIB(5) 
MODLNO = ATRIB(l) 
BUS(l) = IBUS 
C****CHECK FOR COLLISION 
IF(NNQ(IBUS).GT.l) GO TO 10 
C****NO COLLISION, START THE DATA TRANSFER 
C****SCHEDULE THE END OF SERVICE 
DT = ATRIB(2)+2*XX(2) 
CALL SCHDL(4,DT,BUS) 
CALL COLCTd. .IBUS) 
TQUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE,IPRIO) 
RETURN 
C****COLLISION HAS OCCURED AND DETECTED. REMOVE OTHER COLSNDTCT 
C****EVENTS FOR THIS BUS. 
10 NEXT = MMFE(IBUS) 
C**** IF NEXT.EQ.O IT IS END OF FILE 
20 IF (NEXT.EQ.O) GO TO 30 
CALL COPY(-NEXT,IBUS,A) 
MODL = A(l) 
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IF (MODL.Eq.MODLNO) GO TO 40 
MPEVEN = A(6) 
C****REMOVE THE EVENT FROM THE CALENDER 
IF (MPEVEN.NE.0) CALL RMOVE(-MPEVEN,NCLNR.B) 
40 NEXT = NSUCR(NEXT) 
GO TO 20 
C****SCHEDULE THE ARBITRATION PROCESS 
30 DT = 2*XX(2) 
CALL SCHDL(3,DT,BUS) 
RETURN 
END 
C*************************************************************** 
C 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c***** 
SUBROUTINE ARB 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XX(IOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION B(10) 
C 
BUS(l) = ATRIB(l) 
IBUS = BUS(l) 
C***DETERMINE THE HIGHEST PRIORITY LEVEL. 
HPRIORITY = 0.0 
N = NNq(IBUS) 
DO 10 1=1,N 
CALL COPY(I,IBUS.B) 
IF(B(7).GT.HPRIORITY) HPRIORITY=B(7) 
10 CONTINUE 
C****FIND THE HIGHEST PRIORITY REQUEST 
NEXT = MMFE(IBUS) 
40 IF (NEXT.EQ.O) GO TO 20 
NNEXT = NSUCR(NEXT) 
CALL RM0VE(-NEXT,IBUS,B) 
IF(B(7).NE.HPRIORITY) THEN 
B(6) = 0 
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CALL FILEM(10,B) 
ELSE 
CALL FILEM(IBUS,B) 
END IF 
NEXT = NNEXT 
GO TO 40 
20 CALL RM0VE(1,IBUS,ATRIB) 
C****LOWER PRIORITY REQUESTS WITHDRAW FROM THE CONTENTION 
C****CHECK FOR ANY OTHER FREE BUS 
NEXTBUS = NXTBUSdBUS.IBUS) 
IF(NEXTBUS.EQ.O) THEN 
N = NNQ(IBUS) 
IF (N.NE.O)THEN 
DO 80 I = 1,N 
CALL RMOVEd.IBUS.B) 
B(6) = 0 
80 CALL FILEM(10,B) 
END IF 
GO TO 30 
END IF 
N = NNQ(IO) 
IF (N.NE.O) THEN 
DO 90 I =1,N 
CALL RM0VE(1.10,B) 
B(5) = NEXTBUS 
B(6) = 0 
IF(I.EQ.l) THEN 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP,B) 
B(6) = MPEVEN 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = NEXTBUS 
NRANK = NFIND(1.5,1,0,RBUS.0.0) 
CALL RM0VE(NRANK,5,BUS) 
END IF 
90 CALL FILEM(NEXTBUS,B) 
END IF 
M = NNQ(IBUS) 
IF (M.NE.0)THEN 
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DO 100 1=1,M 
CALL RM0VE(1,IBUS,B) 
B(5) = WEXTBUS 
B(6) = 0 
IF(I.EQ.1.AMD.N.EQ.0)THEW 
MPEVEN = MFA 
TP = XX(2) 
CALL SCHDL(2,TP,B) 
B(6) = MPEVEN 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = MEXTBUS 
NRANK = NFIND(1,5,1.0,RBUS.0.0) 
CALL RM0VE(NRAMK,5.BUS) 
END IF 
100 CALL FILEM(NEXTBUS,B) 
END IF 
C****SCHEDULE ENDSV FOR THE HIGHEST PRIORITY REQUESTS 
30 DT = ATRIB(2) 
CALL FILEM(IBUS,ATRIB) 
BUS(l) = IBUS 
CALL SCHDL(4,DT,BUS) 
CALL COLCTd .0,IBUS) 
TQUEUE = TNOW - ATRIB(3) 
CALL COLCT(TQUEUE,43) 
IPRIO = ATRIB(7) + 10 
CALL COLCT(TQUEUE,IPRIO) 
RETURN 
END 
C * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
c 
c * * * * *  
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
SUBROUTINE ENDSV 
COMMON/SCOMl/ATRIB(100),DD(100),DDL(100),DTNOW,II,MFA,MSTOP, 
1NCLNR,NCRDR.NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100),TNEXT, 
1TN0W,XX(100) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
DIMENSION B(10) 
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C 
BUS(l) = ATRIB(l) 
C****REMOVE THE REQUEST FROM THE FILE 
IBUS = BUS(l) 
CALL RM0VE(1,IBUS,ATRIB) 
C****COLLECT STAT ON TIME IN SYSTEM 
TSYS = TNOW - ATRIB(3) 
CALL C0LCT(TSYS.5) 
C****TOTAL DATA TRANSFERED BY EACH BUS SO FAR IS CALCULATED HERE 
IF(IBUS.EQ.l) XX(31) = XX(31)+ATRIB(2) 
IF(IBUS.EQ.2) XX(32)= XX(32)+ATRIB(2) 
IF(IBUS.EQ.3) XX(33)= XX(33)+ATRIB(2) 
IF(IBUS.EQ.4) XX(34)= XX(34)+ATRIB(2) 
CALL FILEM(5,BUS) 
B(l) = ATRIB(l) 
CALL FILEM(12.B) 
C***ANY REQUEST WAITING FOR THE CYCLE TO FINISH 
N = NNQ(IO) 
IF (N.EQ.O) GO TO 20 
DO 30 J=1,N 
CALL RM0VE(1,10,ATRIB) 
ATRIB(5) = IBUS 
CALL FILEMdBUS.ATRIB) 
30 CONTINUE 
C***START SERVICING THESE REQUESTS 
CALL RMOVEd.IBUS.ATRIB) 
MPEVEN = MFA 
C**TP INCLUDES ONE DELAY FOR BBSY LINE TRANSITION 
TP = 2*XX(2) 
CALL SCHDL(2,TP,ATRIB) 
ATRIB(6) = MPEVEN 
CALL FILEMdBUS.ATRIB) 
C****REMOVE THE BUS FROM FILE 5 (FILE OF FREE BUSES) 
REUS = IBUS 
NRANK = NFINDd.5,1.0.RBUS,0.0) 
CALL RM0VE(NRANK,5,BUS) 
RETURN 
C***IF NO REQUEST WAITING PLACE THE BUS IN FILE 5 
20 CALL COLCTCl.,6) 
RETURN 
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END 
C**************************************************************** 
C 
c**************************************************************** 
c********** 
c**************************************************************** 
SUBROUTINE INTLC 
COMMOW/SCOMl/ATRIBdOO) ,DD(100) .DDL(lOO) .DTNOW, II ,MFA .MSTOP, 
1NCLNR,NCRDR,MPRNT,WWRUN,NNSET,MTAPE,SS(100),SSL(100),TNEXT, 
ITNOW.XXdOO) 
COMMON/SAGAR/PREVARVL 
DIMENSION BUS(10) 
C 
TIME = XX(1)*10 
WRITE (6,20) TIME 
20 FORMAT(5X."INTER ARRIVAL TIME = ",F6.1," nS") 
PROPTIME = XX(2) * 10 
WRITE (6,21) PROPTIME 
21 FORMAT(5X,"TWO_WAY PROPAGATION DELAY TIME = ",F5.1," nS") 
NBUSES = XX(3) 
WRITE (6,22) NBUSES 
22 FORMAT(5X,"NUMBER OF PARALLEL BUSES = ",I2) 
NMODULES = XX(4) 
WRITE (6,23) NMODULES 
23 FORMAT(5X,"NUMBER OF MODULES IN THE SYSTEM = ",I3) 
TWOWRD = XX(5)/10 
WRITE (6,24).TWOWRD 
24 FORMAT (5X, "TWO BYTE WORD REQUESTS = ",F5.1," '/,") 
TENWRD = (XX(6)-XX(5))/10 
WRITE (6,25) TENWRD 
25 FORMAT (5X, "TEN BYTE WORD REQUESTS = ",F5.1," '/,") 
ONEKWRD = (1000-XX(6))/10 
WRITE (6,26) ONEKWRD 
26 F0RMAT(5X,"0NE K.BYTE WORD REQUESTS = ",F5.1," '/,") 
C***PLACE ALL THE BUSES IN THE FILE 5 
N = XX(3) 
DO 10 J=1,N 
BUS(l) = J 
10 CALL FILEM(5,BUS) 
C****PLACE ALL THE MODULES RANDOMLY IN FILE 12. 
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L = XX(46) 
DO 40 I = 1,L 
W = XX(4) 
DO 30 J=1,W 
K = J+6 
BUS(l) = XX(K)+(I-1)*24 
30 CALL FILEM(12,BUS) 
40 CONTINUE 
C****SCHEDULE THE FIRST ARRIVAL 
BUS(l) = MODULE(DUMMY) 
BUS(2) = TMESSAGE(DUMMY) 
BUS(7) = PRIORT(DUMMY) 
CALL SCHDLd.O.O.BUS) 
C***SCHEDULE FIRST ARRIVAL EVENT 
RETURN 
END 
C 
c * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
C 
******************************************************** 
c**** 
c**************************************************************** 
SUBROUTINE OTPUT 
COMMON/SCOMl/ATRIBdOO) ,DD(100) ,DDL(100) .DTNOW, II ,MFA,MSTOP, 
1NCLNR,NCRDR,NPRNT,NNRUN,NNSET,NTAPE,SS(100),SSL(100).TNEXT, 
1TNQW,XX(100) 
COHMON/SAGAR/PREVARVL 
C 
C**CALCULATE THE TOTAL DATA TRANSFERED BY EACH BUS 
WRITE(G,10)XX(31) 
10 F0RMAT(5X,"DATA TRANSFERED BY BUS 1 ; ".Fll.l," BYTES") 
WRITE(6.11)XX(32) 
11 FORMAT(5X,"DATA TRANSFERED BY BUS 2 : ".Fll.l," BYTES") 
WRITE(6,12)XX(33) 
12 FORMAT(SX,"DATA TRANSFERED BY BUS 3 : ",Fll.l," BYTES") 
WRITE(6,13)XX(34) 
13 FORMAT(5X,"DATA TRANSFERED BY BUS 4 : ",Fll.l," BYTES") 
RETURN 
END 
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Generate File 
***************************************************************** 
***************************************************************** 
***** ***** 
***** File: /users/fs2/grads/kenakr0/diss/generate ***** 
***** ***** 
***** By: S. W. Kenkare ***** 
***** ***** 
***** Input file for simulation programs ***** 
***** ***** 
***************************************************************** 
***************************************************************** 
GEN.SAGAR KENKARE.ARBITRATION SIMULATION,01/01/91,1 ; 
LIMITS.12.9.1000; 
PRIORITY/1,LVF(1)/2,LVF(1)/3,LVF(1)/4,LVF(1)/5,LVF(1)/6.LVF(1); 
PRIORITY/7,LVF(1)/8,LVF(1)/9,LVF(1); 
STAT,1,BUS ONE REQUESTS; 
STAT,2.BUS TWO REQUESTS; 
STAT,3,BUS THREE REQUESTS; 
STAT,4,BUS FOUR REQUESTS; 
STAT,5,TIME IN SYSTEM.15/0/10; 
STAT.43,TIME IN QUEUE ; 15/0/10 ; 
STAT,6,IDLE BUSES; 
STAT,7,TWO WORD REQUESTS; 
STAT,8,SIXTEEN WORD REQUESTS; 
STAT,9,TW056 WORD REQUESTS; 
STAT.10.INTER ARVL TIME; 
STAT,11,TIME1; 
STAT,12,TIME2; 
STAT,13,TIMES; 
STAT,14,TIME4; 
STAT,15,TIMES; 
STAT,16,TIME6; 
STAT,17,TIME7; 
STAT,18,TIMES; 
STAT,19,TIME9; 
STAT,20,TIME10; 
STAT,21,TIME11; 
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STAT,22,TIME12 
STAT,23,TIME13 
STAT,24,TIME14 
STAT,25,TIME15 
STAT,26,TIME16 
STAT,27.TIME17 
STAT,28,TIME18 
STAT,29,TIME19 
STAT,30,TIME20 
STAT.31,TIME21 
STAT,32.TIME22 
STAT,33.TIME23 
STAT,34,TIME24 
STAT,35,TIME25 
STAT,36,TIME26 
STAT,37,TIHE27 
STAT,38,TIME28 
STAT,39,TIME29 
STAT,40,TIME30 
STAT,41.TIME31 
STAT.42,TIME32; 
INITIALIZE,0,1000000; 
INTLC.XXd) =20.0; INTER ARRIVAL TIME(20=200NS) 
INTLC,XX(2)=l.O;TW0 WAY PROPAGATION DELAY 
INTLC,XX(3)=4;NUMBER OF PARELLAL BUSES 
INTLC,XX(4)=24;NUMBER OF MODULES IN THE SYSTEM 
INTLC,XX(5)=100;TWO WORD MESSAGES 
INTLC,XX(6)=990;16 WORD MESSAGES 
INTLC,XX(7)=16 
INTLC.XX(8)=10 
INTLC,XX(9)=20 
INTLC,XX(10)=5 
INTLC.XX(11)=23; 
INTLC,XX(12)=3; 
INTLC,XX(13)=13; 
INTLC.XX(14)=19; 
INTLC,XX(15)=1; 
INTLC,XX(16)=9; 
INTLC,XX(17)=24; 
INTLC,XX(18)=11; 
7-30:MODULES RANDOMLY 
ARRANGED IN FILE 12 
INTLC,XX(19)=7; 
INTLC,XX(20)=4; 
INTLC,XX(21)=17; 
INTLC,XX(22)=14; 
INTLC,XX(23)=8: 
IMTLC,XX(24)=22: 
INTLC,XX(25)=6; 
INTLC,XX(26)=15; 
IWTLC.XX(27)=2; 
IMTLC,XX(28)=18; 
INTLC.XX(29)=12; 
IMTLC,XX(30)=21; 
IWTLC,XX(31)=0.0;DATA TRANSFERED BY BUS 1 
INTLC,XX(32)=0.0;DATA TRANSFERED BY BUS 2 
INTLC,XX(33)=0.0;DATA TRANSFERED BY BUS 3 
INTLC,XX(34)=0.0;DATA TRANSFERED BY BUS 4 
INTLC,XX(39)=50.0; 
INTLC,XX(40)=100.0; 
INTLC,XX(41)=150.0; 
INTLC,XX(42)=200.0; 
INTLC,XX(43)=250.0; 
INTLC,XX(44)=300.0; 
INTLC,XX(45)=350.0; 
INTLC,XX(46)=1; 
FIN; 
;FILE [1-4] = FILE FOR EACH BUS 
;FILE 5 = FILE FOR FREE BUSES 
;FILE 10 = FILE FOR WAITING MODULES 
;FILE 12 = FILE FOR IDLE MODULES 
;ATRIB(1) = MODULE = MODULE NUMBER GENERATING REQUEST 
;ATRIB(2) = MESSAGE = DATA LENGTH 
;ATRIB(3) = TNQW = TIME OF REQUEST ARRIVAL 
;ATRIB(4) = IPRBUS = PRIMARY BUS FOR THE MODULE 
:ATRIB(5) = IBUS = BUS CURRENTLY BEING ACCESSED 
;ATRIB(6) = MPEVEN = POINTER TO THE EVENT 
; SCHEDULED BY THE COLSNDTCT 
;ATRIB(7) = PRIORITY OF THE REQUEST 
